CN101587700A - Liquid crystal display and method for driving same - Google Patents
Liquid crystal display and method for driving same Download PDFInfo
- Publication number
- CN101587700A CN101587700A CNA2009101500460A CN200910150046A CN101587700A CN 101587700 A CN101587700 A CN 101587700A CN A2009101500460 A CNA2009101500460 A CN A2009101500460A CN 200910150046 A CN200910150046 A CN 200910150046A CN 101587700 A CN101587700 A CN 101587700A
- Authority
- CN
- China
- Prior art keywords
- clock signal
- output terminal
- signal
- electric charge
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 23
- 239000004973 liquid crystal related substance Substances 0.000 title abstract description 33
- 230000003071 parasitic effect Effects 0.000 claims abstract description 21
- 239000010409 thin film Substances 0.000 claims description 15
- 239000010408 film Substances 0.000 claims description 12
- 238000006073 displacement reaction Methods 0.000 claims description 2
- 206010011968 Decreased immune responsiveness Diseases 0.000 claims 6
- 230000008054 signal transmission Effects 0.000 claims 2
- 230000001737 promoting effect Effects 0.000 claims 1
- 230000001105 regulatory effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 17
- 230000000694 effects Effects 0.000 description 6
- 239000011159 matrix material Substances 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 230000009295 sperm incapacitation Effects 0.000 description 4
- 230000009183 running Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal (AREA)
Abstract
The embodiment of the invention provides a liquid crystal display and method for driving same. The liquid crystal display comprises a grid drive circuit, a control circuit and a charge sharing circuit. The control circuit provides a charge sharing signal according to the parasitic capacitance values of a first and second output ends of the grid drive circuit. The charge sharing circuit shares charges with a first and second clock signals based on the charge sharing signal to generate a third and fourth clock signals corresponding to each other, wherein the third clock signal comprises the waveform drop edge from a high potential to a first potential, while the fourth clock signal comprises the waveform drop edge from high potential to a second potential. The grid drive circuit respectively outputs a first and second grid drive signals at the first and second output ends according to the third and fourth clock signals. The flicker can be effectively removed by regulating the shared voltage V COM by using the invention.
Description
Technical field
The present invention is relevant to a kind of LCD, refers to a kind of method of improving the LCD of film flicker and driving LCD especially.
Background technology
LCD (liquid crystal display, LCD) have low radiation, volume is little and advantage such as low power consuming, replace traditional cathode-ray tube display (cathode ray tube display gradually, CRT), thereby be widely used in laptop, personal digital assistant (personal digital assistant, PDA), flat-surface television, or on the information products such as mobile phone.The type of drive of conventional liquid crystal is to utilize external source driving circuit (source driver) and gate driver circuit (gate driver) to drive pixel on the panel with display image, developing into gradually in recent years directly is made in driving circuit structure on the display panel, for example gate driver circuit (gate driver) is integrated in liquid crystal panel (gate driver on array, technology GOA).
Please refer to Fig. 1, Fig. 1 is the synoptic diagram of the liquid crystal indicator 100 of an employing GOA technology in the prior art.Liquid crystal indicator 100 comprises one source pole driving circuit 110, a gate driver circuit 120, a sequential control circuit 130, many data line DL
1～DL
m, many gate lines G L
1～GL
n, and a picture element matrix.Picture element matrix comprises a plurality of pixel cell PX, and each pixel cell PX comprises a thin film transistor (TFT) (thin film transistor, TFT) switching TFT, a liquid crystal capacitance C
LCWith a storage capacitors C
ST, be respectively coupled to corresponding data line, corresponding gate line, and a common voltage V
COM Sequential control circuit 130 can produce source electrode drive circuit 110 and the required signal of gate driver circuit 120 runnings, for example initial pulse signal VST and clock signal C K, XCK.Source electrode drive circuit 110 can produce the data drive signal SD corresponding to display image
1～SD
m Gate driver circuit 120 includes multi-stage shift registering units connected in series SR
1～SR
n, its output terminal OUT
1～OUT
nBe respectively coupled to corresponding gate lines G L
1～GL
n, can export the required gate drive signal SG of turn-on transistor switch in regular turn according to clock signal C K, XCK and initial pulse signal VST
1～SG
nIn order to provide enough driving forces, shifting deposit unit SR
1～SR
nGenerally can use large-sized output film transistor.
Please refer to Fig. 2, Fig. 2 is the synoptic diagram of the driving method of prior art liquid crystal indicator 100.Fig. 2 has shown clock signal C K and XCK, initial pulse signal VST, and gate drive signal SG
1～SG
nWaveform.Under ideal case, gate drive signal SG
1～SG
nBe all complete square wave.Therefore, when closing corresponding thin film transistor switch TFT, gate drive signal SG
1～SG
nBe all Δ V at the pressure reduction that its grid caused
GWhen thin film transistor (TFT) TFT closes, pixel electrode is not connected to any voltage source, but be in unsteady (floating) state, this moment pixel electrode around if any variation in voltage arranged, will be coupled to pixel electrode by its stray capacitance, and change its voltage, so can allow be applied to liquid crystal capacitance C
LCWith storage capacitors C
STOn the original setting value of voltage deviation.The variation in voltage amount that this kind causes because of stray capacitance is called feed-trough voltage (feed-through voltage), and it is worth V
FDCan be expressed as:
V
FD＝[C
GD/(C
LC+C
ST+C
GD)]*ΔV
G
Wherein, C
GDRepresent the grid of thin film transistor switch TFT and the stray capacitance between the drain electrode, and Δ V
GThen represent gate drive signal when closing thin film transistor switch TFT at pressure reduction that its grid caused.Feed-trough voltage V
FDCan cause the situation of film flicker (image flicker), because thin film transistor switch TFT can't exist stray capacitance with avoiding, general type of drive can manage to reduce Δ V
GValue, simultaneously again by adjusting the common voltage V of common ends
COMCompensate, so could reduce film flicker effectively.
Please refer to Fig. 3, Fig. 3 is the synoptic diagram of the liquid crystal indicator 200 of an employing GOA technology in the prior art.Liquid crystal indicator 200 comprises one source pole driving circuit 210, a gate driver circuit 220, a sequential control circuit 230, an electric charge sharing circuit 240, many data line DL
1～DL
m, many gate lines G L
1～GL
n, and a picture element matrix.Picture element matrix comprises a plurality of pixel cell PX, and each pixel cell PX comprises a thin film transistor switch TFT, a liquid crystal capacitance C
LCWith a storage capacitors C
ST, be respectively coupled to corresponding data line, corresponding gate line, and a common voltage V
COM Sequential control circuit 230 can produce source electrode drive circuit 110 and the required signal of gate driver circuit 120 runnings, for example initial pulse signal VST, clock signal C K, XCK and output enable signal OE.Source electrode drive circuit 210 can produce the data drive signal SD corresponding to display image
1～SD
mElectric charge sharing circuit 240 can come that clock signal C K and XCK are carried out electric charge according to output enable signal OE to be shared, to produce corresponding clock signal O_CK and O_XCK.Gate driver circuit 220 includes multi-stage shift registering units connected in series SR
1～SR
n, its output terminal OUT
1～OUT
nBe respectively coupled to corresponding gate lines G L
1～GL
n, can export the required gate drive signal SG of turn-on transistor switching TFT in regular turn according to clock signal C K, XCK and initial pulse signal VST
1～SG
nIn order to provide enough driving forces, shifting deposit unit SR
1～SR
nGenerally can use large-sized output film transistor, output terminal OUT
1～OUT
nParasitic capacitance value respectively by C
1～C
nRepresent.
Please refer to Fig. 4, Fig. 4 is the synoptic diagram of the driving method of prior art liquid crystal indicator 200.Fig. 4 has shown clock signal C K, XCK, O_CK and O_XCK, output enable signal OE, initial pulse signal VST, and gate drive signal SG
1～SG
nWaveform.In driving method shown in Figure 4, clock signal C K and XCK tool opposite phase switch between high electronegative potential with a predetermined period, and this predetermined period then determines gate drive signal SG
1～SG
nIn enable the length in cycle.When output enable signal OE tool noble potential, time schedule controller 230 meeting clock signal CK and XCK are to provide corresponding clock signal O_CK and O_XCK; When output enable signal OE tool electronegative potential, time schedule controller 230 stops output, can carry out electric charge between clock signal O_CK and the O_XCK this moment and share, and then reach the effect of top rake in the waveform drop edge.Gate driver circuit 220 is exported the required gate drive signal SG of turn-on transistor switch in regular turn according to clock signal O_CK, O_XCK and initial pulse signal VST again
1～SG
nBecause output enable signal OE incapacitation time length of tool electronegative potential in each cycle is all T, can be to gate drive signal SG
1～SG
nCause identical top rake amplitude.Therefore, when closing corresponding thin film transistor switch TFT, gate drive signal SG
1～SG
nBe all Δ V at the pressure reduction that its grid caused
G'.As previously mentioned, the value of feed-trough voltage is proportional to grid pressure reduction, owing to carry out the grid pressure differential deltap V after electric charge is shared
G' less than not carrying out the grid pressure differential deltap V of electric charge when sharing
GTherefore, can reduce the effect of feed-trough voltage.
Fig. 2 and the signal waveform that Figure 4 shows that under the ideal case, wherein gate drive signal SG
1～SG
nBe all complete square wave, or have the waveform drop edge of identical top rake amplitude.Yet under actual conditions, because shifting deposit unit SR
1～SR
nThe transistorized parasitic capacitance value of interior large scale output film is bigger, and gate driver circuit 120 and 220 is to export every grade of signal in regular turn, so gate drive signal SG
1～SG
nSignaling path length different.In other words, output signals at different levels are at output terminal OUT
1～OUT
nCan run into signal delay in various degree.
Please refer to Fig. 5 a～Fig. 5 c, Fig. 5 a has shown the ideal waveform of each grade gate drive signal in the prior art liquid crystal indicator 100 and 200, and Fig. 5 b has shown first order gate drive signal SG in prior art liquid crystal indicator 100 and 200
1Actual waveform, and Fig. 5 c has shown n level gate drive signal SG in prior art liquid crystal indicator 100 and 200
nActual waveform.Because sequential control circuit 130 or 230 is to output terminal OUT
1Signal transmission path the shortest, output terminal OUT
1The parasitic capacitance value minimum, the waveform rise time and the fall time of signal are the shortest, so gate drive signal SG
1Waveform near ideal square wave (shown in Fig. 5 b left) or waveform drop edge (shown in Fig. 5 b is right-hand) with desirable top rake amplitude, the pressure differential deltap V that when closing corresponding thin film transistor switch TFT, is caused
G1With desirable pressure differential deltap V
GBetween the difference minimum, shown in Fig. 5 b.On the other hand, sequential control circuit 130 or 230 is to output terminal OUT
nSignal transmission path the longest, output terminal OUT
nThe parasitic capacitance value maximum, the waveform rise time and the fall time of signal are the longest, so gate drive signal SG
nWaveform depart from ideal square wave (shown in Fig. 5 c left) most, or the waveform drop edge departs from desirable top rake amplitude (shown in Fig. 5 c is right-hand) most, the pressure differential deltap V that is caused when closing corresponding thin film transistor switch TFT
Gn' and desirable pressure differential deltap V
G' between the difference maximum, shown in Fig. 5 c.
Reduce the grid cross-pressure at prior art driving method shown in Figure 4 with same magnitude, though can reduce the effect of feed-trough voltage, the feed-trough voltage of each pixel cell is difference to some extent still, therefore can't be effectively by adjusting common voltage V
COMEliminate the situation of film flicker.
Summary of the invention
The invention provides a kind of LCD, it comprises a gate driver circuit, be used for producing a first grid drive signal and a second grid drive signal according to one first clock signal or a second clock signal, described gate driver circuit comprises one first output terminal, is used for exporting described first grid drive signal; And one second output terminal, be used for exporting described second grid drive signal; One control circuit, be used for providing a charge sharing signal according to the pairing parasitic capacitance value of described first and second output terminals of described gate driver circuit, and provide one the 3rd clock signal and one the 4th clock signal, the polarity of wherein said third and fourth clock signal is reversed with a predetermined period, and the described third and fourth clock signal tool opposite polarity; An and electric charge sharing circuit, according to described charge sharing signal described the 3rd clock signal and described the 4th clock signal being carried out electric charge shares to produce described first and second clock signals, wherein said first clock signal comprises the waveform drop edge of reducing to one first current potential from a noble potential, and described second clock signal comprises the waveform drop edge of reducing to one second current potential from described noble potential.
The present invention provides a kind of method that drives LCD in addition, comprise one first clock signal and a second clock signal are provided, the polarity of wherein said first and second clock signals is reversed with a predetermined period, and the described at one time first and second clock signal tool opposite polarities; Parasitic capacitance value according to one first output terminal correspondence decides a very first time length; Parasitic capacitance value according to one second output terminal correspondence decides one second time span; In cycle corresponding to described first output terminal, described first and second clock signals are carried out electric charge and are shared so that one the 3rd clock signal to be provided in described very first time length, wherein said the 3rd clock signal comprises the waveform drop edge of reducing to one first current potential from a noble potential; And in cycle corresponding to described second output terminal, described first and second clock signals are carried out electric charge and are shared so that one the 4th clock signal to be provided in described second time span, wherein said the 4th clock signal comprises the waveform drop edge of reducing to one second current potential from described noble potential.
The present invention can be effectively by adjusting common voltage V
COMEliminate the situation of film flicker.
Description of drawings
Fig. 1 is the synoptic diagram of a liquid crystal indicator in the prior art;
Fig. 2 is the synoptic diagram of the driving method of liquid crystal indicator shown in Figure 1;
Fig. 3 is the synoptic diagram of another liquid crystal indicator in the prior art;
Fig. 4 is the synoptic diagram of the driving method of liquid crystal indicator shown in Figure 3;
Fig. 5 a is the synoptic diagram of each grade gate drive signal ideal waveform in the liquid crystal indicator of Fig. 1 and Fig. 3;
Fig. 5 b is the synoptic diagram of first order gate drive signal actual waveform in the liquid crystal indicator of Fig. 1 and Fig. 3;
Fig. 5 c is the synoptic diagram of n level gate drive signal actual waveform in the liquid crystal indicator of Fig. 1 and Fig. 3;
Fig. 6 is the synoptic diagram of a liquid crystal indicator among the present invention;
Fig. 7 is the synoptic diagram of the driving method of liquid crystal indicator of the present invention;
Fig. 8 is the synoptic diagram of electric charge sharing circuit in one embodiment of the invention.
Drawing reference numeral
C
LCLiquid crystal capacitance DL
1～DL
mData line
C
STStorage capacitors GL
1～GL
nGate line
RS resistance OUT
1～OUT
nOutput terminal
PX pixel cell SR
1～SR
nShifting deposit unit
V
COMCommon voltage TFT thin film transistor switch
330 ASIC circuit SD
1～SD
mData drive signal
OE output enable signal SG
1～SG
nGate drive signal
VCS charge sharing signal 130,230 sequential control circuits
VST initial pulse signal 240,340 electric charge sharing circuits
100,200,300 liquid crystal indicators
110,210,310 source electrode drive circuits
120,220,320 gate driver circuits
CK, XCK, O_CK, O_XCK clock signal
Δ V
G, Δ V
G', Δ V
G1～Δ V
Gn, Δ V
G1', Δ V
Gn' grid pressure reduction
Embodiment
Please refer to Fig. 6, Fig. 6 is the synoptic diagram of the liquid crystal indicator 300 of an employing GOA technology among the present invention.Liquid crystal indicator 300 comprises one source pole driving circuit 310, a gate driver circuit 320, an ASIC(Application Specific Integrated Circuit) (application-Specific integraed circuit, ASIC) circuit 330, an electric charge sharing circuit 340, many data line DL
1～DL
m, many gate lines G L
1～GL
n, and a picture element matrix.Picture element matrix comprises a plurality of pixel cell PX, and each pixel cell PX comprises a thin film transistor switch TFT, a liquid crystal capacitance C
LCWith a storage capacitors C
ST, be respectively coupled to corresponding data line, corresponding gate line, and a common voltage V
COMSource electrode drive circuit 310 can produce the data drive signal SD corresponding to display image
1～SD
m Gate driver circuit 320 includes multi-stage shift registering units connected in series SR
1～SR
n, its output terminal OUT
1～OUT
nBe respectively coupled to corresponding gate lines G L
1～GL
n ASIC circuit 330 can produce required initial pulse signal VST, clock signal C K, the XCK of gate driver circuit 320 runnings, with charge sharing signal VCS, wherein in each grade output cycle the incapacitation time of charge sharing signal VCS (tool electronegative potential) length by corresponding to output terminal OUT
1～OUT
nGate lines G L
1～GL
nCapacitance decide, also promptly by output terminal OUT
1～OUT
nParasitic capacitance value C
1～C
nDecide.So, electric charge sharing circuit 340 can come that clock signal C K and XCK are carried out electric charge according to charge sharing signal VCS to be shared to produce corresponding clock signal O_CK and O_XCK, and gate driver circuit 320 is exported the required gate drive signal SG of turn-on transistor switch in regular turn according to clock signal O_CK or O_XCK again
1～SG
n
Please refer to Fig. 7, Fig. 7 is the synoptic diagram of the driving method of liquid crystal indicator 300 of the present invention.Fig. 7 has shown clock signal C K, XCK, O_CK and O_XCK, charge sharing signal VCS, and gate drive signal SG
1～SG
nWaveform.In driving method shown in Figure 7, clock signal C K and XCK tool opposite phase, and switch between high electronegative potential with a predetermined period, and this predetermined period decision gate drive signal SG
1～SG
nIn enable the length in cycle.ASIC circuit 330 is at first according to output terminal OUT
1～OUT
nParasitic capacitance value C
1～C
nProduce the different charge sharing signal VCS of incapacitation time (tool electronegative potential) length T 1～Tn.When charge sharing signal VCS tool noble potential, gate driver circuit 320 meeting clock signal CK and XCK are to provide corresponding clock signal O_CK and O_XCK; When charge sharing signal VCS tool electronegative potential, gate driver circuit 320 stops output, can carry out electric charge between clock signal O_CK and the O_XCK this moment and share, and then reach the effect of top rake in the waveform drop edge.Gate driver circuit 320 produces the gate drive signal SG of the different top rake amplitudes of tool again according to clock signal O_CK and O_XCK
1～SG
n, cause grid pressure differential deltap V when between high electronegative potential, switching respectively at corresponding clock signal C K and XCK
G1～Δ V
GnAs previously mentioned, gate drive signal SG
1～SG
nAt output terminal OUT
1～OUT
nThe signal delay that is run into is cumulative in regular turn, also is parasitic capacitance value C
1＜C
2＜...＜C
nCause in various degree feed-trough voltage effect in order to compensate different parasitic capacitance value, the present invention is according to output terminal OUT
1～OUT
nParasitic capacitance value C
1～C
nProduce the different charge sharing signal VCS of incapacitation time (tool electronegative potential) length, make T1＞T2＞...＞Tn.Therefore, gate drive signal SG of the present invention
1～SG
nTool Δ V is provided
G1＜Δ V
G2＜...＜Δ V
GnThe pressure reduction of magnitude relationship allows the identical value of feed-trough voltage tool of each pixel cell, therefore can be effectively by adjusting common voltage V
COMEliminate the situation of film flicker.
Please refer to Fig. 8, Fig. 8 is the synoptic diagram of electric charge sharing circuit 340 in one embodiment of the invention.In this embodiment, electric charge sharing circuit 340 is designed to an integrated circuit, can bring in by unlike signal and receive or export corresponding signal or bias voltage.Signal end O_CK and O_XCK at clock signal O_CK and O_XCK, when charge sharing signal VCS tool noble potential, electric charge sharing circuit 340 can in signal end O_CK and O_XCK respectively clock signal CK and XCK with as clock signal O_CK and O_XCK; When charge sharing signal VCS tool electronegative potential, signal end O_CK and O_XCK can be coupled to each other by resistance R S, can carry out electric charge between clock signal O_CK and the O_XCK this moment and share, and then reach the effect of top rake in the waveform drop edge.Simultaneously, electric charge sharing circuit 340 can comprise a position quasi displacement circuit, is used for amplifying clock signal C K and XCK.Shown in Figure 8ly only be the embodiment of electric charge sharing circuit 340 of the present invention, do not limit category of the present invention.
The present invention carries out electric charge according to the parasitic capacitance value of each grade output terminal and shares, and makes gate drive signal SG
1～SG
nTool Δ V can be provided
G1＜Δ V
G2＜...＜Δ V
GnThe pressure reduction of magnitude relationship allows the identical value of feed-trough voltage tool of each pixel cell, therefore can be effectively by adjusting common voltage V
COMEliminate the situation of film flicker.
The above only is preferred embodiment of the present invention, and all equalizations of being done according to claim scope of the present invention change and modify, and all should belong to covering scope of the present invention.
Claims (15)
1. a LCD is characterized in that, described LCD comprises:
One gate driver circuit is used for producing a first grid drive signal and a second grid drive signal according to one first clock signal or a second clock signal, and described gate driver circuit comprises:
One first output terminal is used for exporting described first grid drive signal; And
One second output terminal is used for exporting described second grid drive signal;
One control circuit, be used for providing a charge sharing signal according to the pairing parasitic capacitance value of described first and second output terminals of described gate driver circuit, and provide one the 3rd clock signal and one the 4th clock signal, the polarity of wherein said third and fourth clock signal is reversed with a predetermined period, and the described third and fourth clock signal tool opposite polarity; And
One electric charge sharing circuit, according to described charge sharing signal described the 3rd clock signal and described the 4th clock signal being carried out electric charge shares to produce described first and second clock signals, wherein said first clock signal comprises the waveform drop edge of reducing to one first current potential from a noble potential, and described second clock signal comprises the waveform drop edge of reducing to one second current potential from described noble potential.
2. LCD as claimed in claim 1, it is characterized in that, signal transmission path length between second output terminal of described electric charge sharing circuit and described gate driver circuit is greater than the signal transmission path length between first output terminal of described electric charge sharing circuit and described gate driver circuit, and described second current potential is higher than described first current potential.
3. LCD as claimed in claim 1 is characterized in that, the parasitic capacitance value of second output terminal described in the described gate driver circuit is greater than the parasitic capacitance value of described first output terminal, and described second current potential is higher than described first current potential.
4. LCD as claimed in claim 1 is characterized in that, described charge sharing signal comprises:
One first anergy period, corresponding to the output cycle of described first output terminal, and described electric charge sharing circuit carries out electric charge to described the 3rd clock signal and described the 4th clock signal in described first anergy in the period and shares to produce described first clock signal; And
One second anergy period, corresponding to the output cycle of described second output terminal, and described electric charge sharing circuit carries out electric charge to described the 3rd clock signal and described the 4th clock signal in described second anergy in the period and shares to produce described second clock signal;
Wherein, the parasitic capacitance value of described second output terminal is greater than the parasitic capacitance value of described first output terminal, and the length of the described first anergy period is greater than the length of the described second anergy period.
5. LCD as claimed in claim 1 is characterized in that, described electric charge sharing circuit also comprises a position quasi displacement circuit, is used for amplifying described third and fourth clock signal.
6. LCD as claimed in claim 1 is characterized in that, described electric charge sharing circuit comprises:
One first output terminal is used for exporting described first clock signal;
One second output terminal is used for exporting described second clock signal; And
One resistance is coupled between first output terminal and second output terminal of described electric charge sharing circuit.
7. LCD as claimed in claim 1 is characterized in that, described gate driver circuit is to make with the integrated circuit technique that is integrated in panel.
8. LCD as claimed in claim 1 is characterized in that, described gate driver circuit comprises:
One first shifting deposit unit is used for exporting described first clock signal with as described first grid drive signal; And
One second shifting deposit unit is used for exporting described second clock signal with as described second grid drive signal.
9. LCD as claimed in claim 8, it is characterized in that, described first shifting deposit unit is to export described first grid drive signal by a first film transistor switch, described second shifting deposit unit is to export described second grid drive signal by one second thin film transistor switch, wherein, the parasitic capacitance value of described first output terminal is relevant to the transistorized stray capacitance of described the first film, and the parasitic capacitance value of described second output terminal is relevant to the stray capacitance of described first and second thin film transistor (TFT)s.
10. LCD as claimed in claim 1 is characterized in that, described control circuit is an Application Specific Integrated Circuit.
11. a method that drives LCD is characterized in that, described method comprises:
One first clock signal and a second clock signal are provided, and the polarity of wherein said first and second clock signals is reversed with a predetermined period, and the described at one time first and second clock signal tool opposite polarities;
Parasitic capacitance value according to one first output terminal correspondence decides a very first time length;
Parasitic capacitance value according to one second output terminal correspondence decides one second time span;
In cycle corresponding to described first output terminal, described first and second clock signals are carried out electric charge and are shared so that one the 3rd clock signal to be provided in described very first time length, wherein said the 3rd clock signal comprises the waveform drop edge of reducing to one first current potential from a noble potential; And
In cycle corresponding to described second output terminal, described first and second clock signals are carried out electric charge and are shared so that one the 4th clock signal to be provided in described second time span, wherein said the 4th clock signal comprises the waveform drop edge of reducing to one second current potential from described noble potential.
12. method as claimed in claim 11 is characterized in that:
When the parasitic capacitance value of described second output terminal during greater than the parasitic capacitance value of described first output terminal, described very first time length is greater than described second time span.
13. method as claimed in claim 11 is characterized in that, described method also comprises:
At the current potential that carries out promoting before electric charge is shared described first and second clock signals.
14. method as claimed in claim 11 is characterized in that, described first and second clock signals are to carry out electric charge by a resistance to share.
15. method as claimed in claim 11 is characterized in that, described method also comprises:
In cycle, export described the 3rd clock signal in described first output terminal corresponding to described first output terminal; And
In cycle, export described the 4th clock signal in described second output terminal corresponding to described second output terminal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101500460A CN101587700B (en) | 2009-06-26 | 2009-06-26 | Liquid crystal display and method for driving same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101500460A CN101587700B (en) | 2009-06-26 | 2009-06-26 | Liquid crystal display and method for driving same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101587700A true CN101587700A (en) | 2009-11-25 |
| CN101587700B CN101587700B (en) | 2011-11-09 |
Family
ID=41371922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101500460A Active CN101587700B (en) | 2009-06-26 | 2009-06-26 | Liquid crystal display and method for driving same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101587700B (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101950520A (en) * | 2010-08-25 | 2011-01-19 | 友达光电股份有限公司 | Level shifter, generation method of clock output signal and plane display device thereof |
| CN101950526A (en) * | 2010-10-15 | 2011-01-19 | 华映光电股份有限公司 | Display panel driving voltage feed device and method |
| CN101976581A (en) * | 2010-01-18 | 2011-02-16 | 友达光电股份有限公司 | Shift register circuit |
| CN102005197A (en) * | 2010-10-28 | 2011-04-06 | 友达光电股份有限公司 | Drive circuit and related drive method of liquid crystal display |
| US8339346B2 (en) | 2010-09-30 | 2012-12-25 | Chunghwa Picture Tubes, Ltd. | Display panel driving voltage supply apparatus and method |
| CN103198804A (en) * | 2013-03-27 | 2013-07-10 | 深圳市华星光电技术有限公司 | Liquid crystal display device and driving method thereof |
| CN103258514A (en) * | 2013-05-06 | 2013-08-21 | 深圳市华星光电技术有限公司 | GOA drive circuit and drive method |
| WO2014015580A1 (en) * | 2012-07-24 | 2014-01-30 | 北京京东方光电科技有限公司 | Gate driving circuit, method and liquid crystal display |
| US8860700B2 (en) | 2010-09-15 | 2014-10-14 | Au Optronics Corp. | Driving circuit of a liquid crystal device and related driving method |
| CN104123922A (en) * | 2014-07-21 | 2014-10-29 | 昆山龙腾光电有限公司 | Grid driving circuit and driving system and display device utilizing grid driving circuit |
| CN104966503A (en) * | 2015-07-24 | 2015-10-07 | 京东方科技集团股份有限公司 | Grid drive circuit, drive method therefor, and level shifter |
| CN104966505A (en) * | 2015-07-31 | 2015-10-07 | 深圳市华星光电技术有限公司 | Angle cutting circuit, liquid crystal display device with angle cutting circuit and driving method |
| CN105529010A (en) * | 2016-02-18 | 2016-04-27 | 深圳市华星光电技术有限公司 | GOA circuit and liquid crystal display device |
| CN112133240A (en) * | 2020-09-30 | 2020-12-25 | 上海中航光电子有限公司 | Display panel driving method and display device |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2937130B2 (en) * | 1996-08-30 | 1999-08-23 | 日本電気株式会社 | Active matrix type liquid crystal display |
| CN100444236C (en) * | 2005-12-03 | 2008-12-17 | 群康科技(深圳)有限公司 | Liquid crystal display driving method and driving circuit |
| CN1987620B (en) * | 2005-12-23 | 2010-05-12 | 群康科技(深圳)有限公司 | Liquid crystal display and its compensating feed through voltage method |
| JP4346636B2 (en) * | 2006-11-16 | 2009-10-21 | 友達光電股▲ふん▼有限公司 | Liquid crystal display |
| CN101191925B (en) * | 2006-11-29 | 2010-08-11 | 中华映管股份有限公司 | LCD display device and its display panel |
| CN101226714B (en) * | 2008-02-02 | 2010-09-22 | 友达光电股份有限公司 | Flat display device as well as control circuit and control method thereof |
| CN100594413C (en) * | 2008-11-24 | 2010-03-17 | 上海广电光电子有限公司 | Liquid crystal display panel and driving method thereof |
-
2009
- 2009-06-26 CN CN2009101500460A patent/CN101587700B/en active Active
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101976581A (en) * | 2010-01-18 | 2011-02-16 | 友达光电股份有限公司 | Shift register circuit |
| CN101976581B (en) * | 2010-01-18 | 2013-04-10 | 友达光电股份有限公司 | Shift register circuit |
| CN101950520B (en) * | 2010-08-25 | 2012-12-26 | 友达光电股份有限公司 | Level shifter, generation method of clock output signal and plane display device thereof |
| CN101950520A (en) * | 2010-08-25 | 2011-01-19 | 友达光电股份有限公司 | Level shifter, generation method of clock output signal and plane display device thereof |
| US8860700B2 (en) | 2010-09-15 | 2014-10-14 | Au Optronics Corp. | Driving circuit of a liquid crystal device and related driving method |
| US8339346B2 (en) | 2010-09-30 | 2012-12-25 | Chunghwa Picture Tubes, Ltd. | Display panel driving voltage supply apparatus and method |
| CN101950526A (en) * | 2010-10-15 | 2011-01-19 | 华映光电股份有限公司 | Display panel driving voltage feed device and method |
| CN102005197A (en) * | 2010-10-28 | 2011-04-06 | 友达光电股份有限公司 | Drive circuit and related drive method of liquid crystal display |
| WO2014015580A1 (en) * | 2012-07-24 | 2014-01-30 | 北京京东方光电科技有限公司 | Gate driving circuit, method and liquid crystal display |
| CN103198804A (en) * | 2013-03-27 | 2013-07-10 | 深圳市华星光电技术有限公司 | Liquid crystal display device and driving method thereof |
| CN103258514A (en) * | 2013-05-06 | 2013-08-21 | 深圳市华星光电技术有限公司 | GOA drive circuit and drive method |
| CN104123922A (en) * | 2014-07-21 | 2014-10-29 | 昆山龙腾光电有限公司 | Grid driving circuit and driving system and display device utilizing grid driving circuit |
| CN104123922B (en) * | 2014-07-21 | 2016-06-08 | 昆山龙腾光电有限公司 | Gate driver circuit, the drive system using it and display device |
| CN104966503A (en) * | 2015-07-24 | 2015-10-07 | 京东方科技集团股份有限公司 | Grid drive circuit, drive method therefor, and level shifter |
| CN104966503B (en) * | 2015-07-24 | 2017-11-10 | 京东方科技集团股份有限公司 | A kind of gate driving circuit and its driving method, level shifter |
| CN104966505A (en) * | 2015-07-31 | 2015-10-07 | 深圳市华星光电技术有限公司 | Angle cutting circuit, liquid crystal display device with angle cutting circuit and driving method |
| CN105529010A (en) * | 2016-02-18 | 2016-04-27 | 深圳市华星光电技术有限公司 | GOA circuit and liquid crystal display device |
| US10037740B2 (en) | 2016-02-18 | 2018-07-31 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | GOA circuit and liquid crystal display device |
| CN112133240A (en) * | 2020-09-30 | 2020-12-25 | 上海中航光电子有限公司 | Display panel driving method and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101587700B (en) | 2011-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101587700B (en) | Liquid crystal display and method for driving same | |
| CN101520998B (en) | Picture flicker improvable liquid crystal display device and relevant driving method thereof | |
| US7310402B2 (en) | Gate line drivers for active matrix displays | |
| US8325126B2 (en) | Liquid crystal display with reduced image flicker and driving method thereof | |
| CN102467890B (en) | Shift register unit, gate drive device and liquid crystal display | |
| US8537094B2 (en) | Shift register with low power consumption and liquid crystal display having the same | |
| US8253673B2 (en) | Liquid crystal display device capable of reducing image flicker and method for driving the same | |
| US9673806B2 (en) | Gate driver and display device including the same | |
| CN102169264B (en) | liquid crystal display panel capable of compensating feed-through voltage | |
| CN102013244B (en) | Liquid crystal display driving circuit and related driving method | |
| US20160070147A1 (en) | Liquid crystal display device | |
| JP2009015291A (en) | Display device and driving method thereof | |
| CN103454823B (en) | A kind of array base palte and display panels | |
| KR20080111233A (en) | Driving apparatus for liquid crystal display and liquid crystal display including the same | |
| CN101202024A (en) | Liquid crystal display device, system and methods of compensating for delays of gate driving signals thereof | |
| CN101320539A (en) | Display and method of driving the same | |
| KR20080039026A (en) | Gate driving circuit and display apparatus having the same | |
| US10748465B2 (en) | Gate drive circuit, display device and method for driving gate drive circuit | |
| CN101197566A (en) | Gate-on voltage generation circuit, gate-off voltage generation circuit, and liquid crystal display device having the same | |
| CN103325350A (en) | Gate driving unit and liquid crystal display device having the same | |
| CN102804280A (en) | Shift register and display device | |
| CN102005197A (en) | Drive circuit and related drive method of liquid crystal display | |
| US10332471B2 (en) | Pulse generation device, array substrate, display device, drive circuit and driving method | |
| KR20140096613A (en) | Shift register and method for driving the same | |
| CN105047155A (en) | Liquid crystal display apparatus and GOA scanning circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20240911 Address after: Gyeonggi Do, South Korea Patentee after: SAMSUNG DISPLAY Co.,Ltd. Country or region after: Republic of Korea Address before: Hsinchu City, Taiwan, China Patentee before: AU OPTRONICS Corp. Country or region before: TaiWan, China |