CN101488710B - A charge pump circuit - Google Patents
A charge pump circuit Download PDFInfo
- Publication number
- CN101488710B CN101488710B CN2008100463440A CN200810046344A CN101488710B CN 101488710 B CN101488710 B CN 101488710B CN 2008100463440 A CN2008100463440 A CN 2008100463440A CN 200810046344 A CN200810046344 A CN 200810046344A CN 101488710 B CN101488710 B CN 101488710B
- Authority
- CN
- China
- Prior art keywords
- mos
- pipe
- mos pipe
- circuit
- drain electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Electronic Switches (AREA)
Abstract
The invention discloses a charge pump circuit which comprises an input high swing amplitude cascode current mirror, an output high swing amplitude cascode current mirror and a suppression charge shared circuit, wherein, a pull-up and a pull-down circuits are formed by a pull-up output cascode current mirror and a pull-down output cascode current mirror in the output high swing amplitude cascode current mirror as well as the suppression charge shared circuit, a pull-up switch pipe and a pull-down switch pipe. The cascode current mirror structure is adopted by output, so that the resistance of the output current mirror is increased, the influence of the change of the output voltage on the electric current is reduced, and the noise of a switching tube is avoided affecting the output voltage. Meanwhile, the sharing effect and the coupling effect of the charge can be inhibited.
Description
Technical field
The present invention relates to electronic technology field, especially the charge pump circuit of phase-locked loop use.
Background technology
Traditional a lot of digital data transmission; Processing and Digital Analog Hybrid Circuits all need accurate clock signal; Phase-locked loop is a kind of just to be used for producing according to reference clock the circuit of accurate clock signal widely, and frequency synthesizer and frequency multiplier and clock recovery circuitry etc. all are to utilize phase-locked loop to come the example of control frequency.
Fig. 1 is a typical phase-locked loop loop, has wherein comprised phase discriminator 101, charge pump 102, loop filter 104, voltage controlled oscillator 106 and frequency divider 107.Wherein phase discriminator 101 is used for comparison input reference clock signal fref and from the value of frequency divider 107 clock signal fb; Draw signal UP or pulldown signal DN according in one of the phase difference output between two input signals; When fb lags behind the phase place of reference clock; The pulse UP of phase discriminator 101 outputs raising output frequency, when the output signal fb from frequency divider was ahead of the reference clock phase place, phase discriminator 101 outputs were used to reduce the pulsed D N of output frequency.And being input to charge pump circuit 102, charge pump 102 perhaps accumulates the electric charge in the filter capacity according to drawing and drop-down detection signal UP and DN in phase discriminator 101 outputs, discharging.Loop filter 104 converts the output pulse signal of charge pump the output of to DC simulation control signal.At last, voltage controlled oscillator 106 stabilizing clock that produces correspondent frequency according to the size of analog control voltage is sent into another input of phase discriminator 101 after through frequency divider 107 frequency divisions.
Phase discriminator, charge pump in the phase-locked loop that loop filter and frequency divider are formed, through the frequency division multiple of design frequency divider, can obtain the relevant random frequency multiplication rate of incoming frequency.
Fig. 2 is the existing charge pump circuit, and power vd D is connected to the source electrode of pmos pipe 11, and the drain electrode of pmos pipe 11 is connected to constant-current source 13, and the drain electrode of nmos pipe 14 is connected to constant-current source 12, and nmos manages 14 source grounds.Constant- current source 12 and 13 intersection point meet lpf.Because there is parasitic capacitance c11 in pmos pipe 11 at node e, the grid input pulse of pmos pipe 21 is by low uprising the time, and e point current potential can be by filter output voltage to supply voltage VDD.Same; When opening and turn-offing for second nmos switching tube 14; The voltage that f is ordered changes between no-voltage and filter output voltage, and parasitic capacitance c11 and c22 are with iunjected charge, and electric charge is shared by filter capacity c1 simultaneously; And because the existence of parasitic capacitance c23, pulse signal up will be coupled to output.Coupling effect and electric charge are shared can cause very big systematic error.
Though can utilize unity gain amplifier to fix the current potential between node e or f and output node, because the use of amplifier can increase the area of domain and bring problem of unstable.Also very high to the requirement of amplifier simultaneously, such as quick response etc.
Among Fig. 3, adopt the constant-current source of the current mirror of cascodes to increase output resistance, reduced the influence of the electric current that voltage fluctuation brings.But since parasitic capacitance C1, the existence of C2, when switch turn-offed, c1 still can be charged as VDD to node A, and c2 can be VSS to the Node B discharge, and capacitance charge is shared effect and is still existed.
Summary of the invention
The purpose of this invention is to provide a kind of high-performance, have and suppress the low spuious charge pump circuit that electric charge is shared effect.The present invention has adopted following technical scheme: a kind of charge pump circuit comprises the high swing amplitude cascode current mirror of input, exports high swing amplitude cascode current mirror, suppresses the shared circuit of electric charge; Wherein export in the high swing amplitude cascode current mirror on draw the output common-source common-gate current mirror, suppress electric charge share in the circuit on draw and suppress electric charge and share circuit, go up the drag switch pipe and form pull-up circuit, pull-up circuit provides pull-up current to improve charge pump output voltage; Drop-down output common-source common-gate current mirror, the drop-down inhibition electric charge in the shared circuit of inhibition electric charge exported in the high swing amplitude cascode current mirror are shared circuit and are pulled down switch to manage and formed pull-down circuit jointly; Pull-down circuit provides pull-down current to reduce charge pump output voltage; On draw and suppress electric charge and share circuit and comprise first control circuit a, drop-down inhibition electric charge is shared circuit and is comprised first control circuit b; Draw the first control circuit a that suppresses the shared circuit of electric charge to comprise two N type mos pipes on said; The drain electrode of one of them mos pipe is connected with the drain electrode of last drag switch pipe; Its source electrode is connected with the drain electrode of another mos pipe; Its grid meets power vd D, and the grid of another mos pipe is connected its source ground through a two-stage negative circuit with the grid of last drag switch pipe; The source electrode of last drag switch pipe meets power vd D;
The first control circuit b that drop-down inhibition electric charge is shared circuit comprises two P type mos pipes; Wherein, The drain electrode of a mos pipe is connected with the drain electrode of the pipe that pulls down switch, and its source electrode is connected its grounded-grid with the drain electrode of another mos pipe; The grid of another mos pipe is connected through the grid of another two-stage negative circuit with the pipe that pulls down switch, and its source electrode meets power vd D; The source ground that pulls down switch and manage.
Preferably, draw on said the output common-source common-gate current mirror to comprise that mos manages 1 and manages 2 121 with mos, said mos manage one 101 source electrode with said on the drain electrode of drag switch pipe 102 be connected, said mos manages 2 121 source electrode and mos and manages one 101 drain electrode and be connected;
Said drop-down output common-source common-gate current mirror comprises that mos manages 6 201 and manages 8 222 with mos, and said mos manages 6 201 source electrode and manages 202 drain electrode and be connected with said pulling down switch, and said mos manages 8 222 source electrode and mos and manages 6 201 drain electrode and be connected;
On draw and suppress electric charge and share circuit and further comprise second control circuit a, drop-down inhibition electric charge is shared circuit and is further comprised second control circuit b;
On draw and suppress electric charge and share the second control circuit a of circuit and comprise two P type mos pipes; The source electrode of one of them mos pipe is connected with the grid of last drag switch pipe; Its drain electrode is connected with the source electrode of another mos pipe; Its grid with on draw that mos manages one 101 grids and is connected in the output common-source common-gate current mirror; The grounded drain of another mos pipe, its grid with on draw and export in the common-source common-gate current mirror mos and manage 2 121 grids and be connected;
The second control circuit b that said drop-down inhibition electric charge is shared circuit comprises two N type mos pipes; The source electrode of one of them mos pipe is connected with the grid of the pipe that pulls down switch; Its drain electrode is connected with the source electrode of another mos pipe; Mos manages 6 201 grids and is connected in its grid and the drop-down output common-source common-gate current mirror; The drain electrode of another mos pipe is connected with power vd D, and mos manages 8 222 grids and is connected in its grid and the drop-down output common-source common-gate current mirror;
Mos manages 2 121 drain electrode and manages 8 222 drain electrode with mos and meet output Vo.
A kind of charge pump circuit comprises the high swing amplitude cascode current mirror of the high swing amplitude cascode current mirror of input 55, output 54, suppresses electric charge and share circuit; Wherein pull-up circuit by mos manage 1, mos manages 2 121, go up drag switch pipe 102, mos manage 4 107 and mos manage 5 108 and form; Pull-down circuit by mos manage 8 222, mos manages 6 201, the pipe 202 that pulls down switch, mos manage 10 and mos manage 9 207 and form; Pull-up circuit has one to suppress the first control circuit a113 that electric charge is shared circuit, and pull-down circuit has one to suppress the first control circuit b213 that electric charge is shared circuit;
Said mos manage 1 with mos manage 2 121 form in the high swing amplitude cascode current mirror of output on draw the output common-source common-gate current mirror; Said mos manages one 101 source electrode and is connected with said drain electrode of going up drag switch pipe 102, and said mos manages 2 121 source electrode and mos and manages one 101 drain electrode and be connected;
Said mos manages 6 201 and manages the 8 222 drop-down output common-source common-gate current mirrors formed in the high swing amplitude cascode current mirror of output with mos; Said mos manages 6 201 source electrode and is connected with the said drain electrode that pulls down switch pipe 202, and said mos manages 8 222 source electrode and mos and manages 6 201 drain electrode and be connected;
First control circuit a113 manages 4 107 by mos and manages 5 108 and form with mos; Wherein, Mos manages 5 108 grids and meets power vd D, and mos manages 5 108 drain electrodes and is connected with the drain electrode of last drag switch pipe 102, and mos manages 5 108 source electrodes and mos and manages 4 107 drain electrode and be connected; Mos manages 4 107 source grounds, and mos manages 4 107 grids and is connected with two-stage negative circuit one 38 inputs; The output of said two-stage negative circuit 1 is connected with last drag switch pipe 102 grids;
First control circuit b213 manages 10 by mos; Mos manages 9 207 and forms; Wherein, Mos manages 10 grids and is connected with two-stage negative circuit 2 39 inputs; The output of said two-stage negative circuit 2 39 is connected with pipe 202 grids that pull down switch, and mos manages 10 drain electrode and mos and manages 9 207 source electrode and be connected, and mos manages 10 source electrodes and is connected with power vd D; Mos manages 9 207 grounded-grids, drains to be connected with the drain electrode of the pipe 202 that pulls down switch;
102 drain electrodes of last drag switch pipe connect by mos manage 1 with mos manage 2 121 forms on draw and export common-source common-gate current mirror 63, last drag switch pipe 102 source electrodes meet power vd D; Pipe 202 drain electrodes that pull down switch connect by mos manages 8 222, and mos manages the drop-down output common-source common-gate current mirror 64 of 6 201 compositions, and pipe 202 source grounds pull down switch; Mos manages 2 121 drain electrode and mos and manages 8 222 drain electrode and meet output Vo together;
Said mos manages 1, mos manages 2 121, go up drag switch pipe 102, mos manages 9 207, mos manages 10 and is P type mos pipe; Mos manages 8 222, mos manages 6 201, the pipe 202 that pulls down switch, mos manage 4 107 and mos manage 5 108 and be N type mos pipe.
Preferably; The pulse signal of importing when two-stage negative circuit one 38 inputs is in high level; When the pulse signal of two-stage negative circuit 2 39 inputs inputs is in low level, last drag switch pipe 102, pulls down switch and manage 202 and all be in cut-off state, last pull-down circuit all is turned off.
Preferably; When the pulse signal of two-stage negative circuit one 38 inputs inputs is in low level the time; For pull-up circuit; Last drag switch pipe 102 conductings, this moment by mos manage 5 108, mos manages the 4 107 first control circuit a113 that form and ends, the connected node current potential that last drag switch pipe 102 drain electrodes and mos manage one 101 source electrodes becomes supply voltage; For pull-down circuit, pipe 202 conductings that pull down switch, the mos among the first control circuit b213 manages 10, mos manages 9 207 and ends, and the connected node place current potential that pull down switch pipe 202 drain electrodes and mos manage 6 201 source electrodes changes to electronegative potential.
A kind of charge pump circuit comprises the high swing amplitude cascode current mirror of the high swing amplitude cascode current mirror of input 55, output 54, suppresses electric charge and share circuit; Wherein pull-up circuit by mos manage 1, mos manages 2 121, go up drag switch pipe 102, mos manages 4 107, mos manages 5 108, mos manage 3 105 and mos manage 7 106 and form; Pull-down circuit by mos manage 8 222, mos manages 6 201, the pipe 202 that pulls down switch, mos manage 10, mos manages 9 207, mos manage 11 and mos manage 12 and form, it is characterized in that: the shared circuit of said inhibition electric charge comprises first control circuit a113, first control circuit b213, second control circuit a109 and second control circuit b209;
Said mos manage 1 with mos manage 2 121 form in the high swing amplitude cascode current mirror of output on draw the output common-source common-gate current mirror; Said mos manages one 101 source electrode and is connected with said drain electrode of going up drag switch pipe 102, and said mos manages 2 121 source electrode and mos and manages one 101 drain electrode and be connected;
Said mos manages 6 201 and manages the 8 222 drop-down output common-source common-gate current mirrors formed in the high swing amplitude cascode current mirror of output with mos; Said mos manages 6 201 source electrode and is connected with the said drain electrode that pulls down switch pipe 202, and said mos manages 8 222 source electrode and mos and manages 6 201 drain electrode and be connected;
First control circuit a113 manages 4 107 by mos and manages 5 108 and form with mos; Wherein, Mos manages 5 108 grids and meets power vd D; Mos manages 5 108 drain electrodes and is connected with last drag switch pipe 102 drain electrodes; Mos manages 5 108 source electrodes and mos and manages 4 107 drain electrode and be connected; Mos manages 4 107 source grounds, and mos manages 4 107 grids and is connected with two-stage negative circuit one 38 inputs, and the output of said two-stage negative circuit 1 is connected with last drag switch pipe 102 grids;
First control circuit b213 manages 10 by mos, and mos manages 9 207 and forms, and wherein, mos manages 10 grids and is connected with two-stage negative circuit 2 39 inputs, the output of said two-stage negative circuit 2 39 is managed 202 grids and is connected with pulling down switch, and mos manages 10
Drain electrodeManage 9 207 source electrode with mos and be connected, mos manages 10 source electrodes and is connected with power vd D, and mos manages 9 207 grounded-grids, drains to be connected with the drain electrode of the pipe 202 that pulls down switch; 102 drain electrodes of last drag switch pipe connect by mos manage 1 with mos manage 2 121 forms on draw and export common-source common-gate current mirror 63, last drag switch pipe 102 source electrodes connect
Power vd D Pipe 202 drain electrodes that pull down switch connect by mos manages 8 222, and mos manages the drop-down output common-source common-gate current mirror 64 of 6 201 compositions, and pipe 202 source grounds pull down switch;
Second control circuit a109 comprise mos manage 3 105 with mos manage 7 106, second control circuit b209 comprise mos manage 11 with mos manage 12; The mos of series connection manages 3 105 and manages 7 106 grid with mos and be connected to and draw mos in the output common-source common-gate current mirror to manage 1 to manage 2 121 grid with mos; Simultaneously mos manages the output that 3 105 source electrode connects two-stage negative circuit 1, and mos manages 7 106 grounded drains; And the mos of cascade manages 11 and manages 12 grid with mos and be connected drop-down output common-source common-gate current mirror mos respectively and manage 8 222 and manage 6 201 grid with mos; Mos manages 11 drain electrode and meets power vd D, and mos manages the output that 12 source electrode connects two-stage negative circuit 2 39;
Mos manages 2 121 drain electrode and manages 8 222 drain electrode with mos and meet output Vo;
Said mos manages 1, mos manages 2 121, go up drag switch pipe 102, mos manages 3 105, mos manages 7 106, mos manages 9 207, mos manages 10 and is P type mos pipe; Mos manages 8 222, mos manages 6 201, the pipe 202 that pulls down switch, mos manage 11, mos manages 12, mos manage 4 107 and mos manage 5 108 and be N type mos pipe.
Preferably, when the pulse signal of two-stage negative circuit one 38 inputs inputs is in low level the time, by mos manage 3 105, mos manages the 7 106 second control circuit a109 that form and ends; When the pulse signal of two-stage negative circuit one 38 inputs inputs during by low uprising, mos manages 3 105, mos manage 7 106 all conducting balance out 102 drain electrodes of drag switch pipe and mos manage one 101 source electrodes the connected node current potential variation on draw export mos in the common-source common-gate current mirror 63 manage 1 and mos manage the coupling effect of 2 121 grid upper offset voltages; Manage the 12 second control circuit b209 that form for manage 11 by mos with mos;, ends the pulse signal of two-stage negative circuit 2 39 inputs input when being in high level; When the pulse signal level of two-stage negative circuit 2 39 inputs inputs during by high step-down; Mos manages 11 and manages 12 conductings with mos, offset connected node place potential change that pull down switch pipe 202 drain electrodes and mos manage 6 201 source electrodes for mos manage 6 201 and mos manage the coupling effect of the bias voltage on 8 222 grids.
Because the common-source common-gate current mirror structure is adopted in output; Increased the resistance of current mirror output; The noise that the variation that has reduced output voltage has also completely cut off switching tube for the influence of electric current has suppressed electric charge simultaneously and has shared effect and coupling effect for output voltage influence.
Description of drawings
The present invention will explain through example and with reference to the mode of accompanying drawing.
Fig. 1 is general PLL block diagram.
Fig. 2 is the circuit diagram of traditional charge pump.
Fig. 3 is another kind of conventional charge pump circuit figure.
Fig. 4 is the sketch map of charge pump of the present invention.
Fig. 5 is that charge pump circuit of the present invention is at the different output current wave figure of output voltage.
Figure mark: Output high-swing cascode current mirror 54 Input high swing cascode current mirror 55 pull output cascode current mirror 63 pull-down output cascode current mirror 64mos tube a 101mos tube two 121mos tube three 105mos tube four 107mos tube five 108mos tube six 201mos tube seven 106mos tube eight 222mos tube nine 207mos over ten 208mos tube eleven 205mos tube twelve 206 pull-down switch 102 switch 202 controls the first control circuit a113 first Circuit b213 second control circuit a109 second control circuit b209.
Embodiment
Charge pump circuit according to the present invention comprises the high swing amplitude cascode current mirror of input; Export high swing amplitude cascode current mirror; Suppress electric charge and share circuit, wherein export in the high swing amplitude cascode current mirror on draw output common-source common-gate current mirror and drop-down output common-source common-gate current mirror and suppress that electric charge is shared circuit, gone up the drag switch pipe, the pipe that pulls down switch formed jointly and drawn and pull-down circuit.Pull-up circuit provides pull-up current to improve charge pump output voltage.Pull-down circuit provides pull-down current to reduce charge pump output voltage.Export high swing amplitude cascode current mirror and improve output resistance, more matching current and make output current be reduced to minimum the susceptibility of output voltage.Electric charge is shared the inhibition circuit and is comprised first control circuit and second control circuit, can both reduce electric charge and share the influence that effect is brought charge pump circuit.
Fig. 4 is the first embodiment sketch map in accordance with the principles of the present invention.Comprise high swing amplitude cascode current mirror 55 of input and the high swing amplitude cascode current mirror 54 of output, suppress electric charge and share circuit.Wherein pull-up circuit by mos manage 1, mos manages 2 121, go up drag switch pipe 102, mos manage 4 107 and mos manage 5 108 and form; Pull-down circuit by mos manage 8 222, mos manages 6 201, the pipe 202 that pulls down switch, mos manage 10 and mos manage 9 207 and form; Pull-up circuit has one to suppress the first control circuit a113 that electric charge is shared circuit, and pull-down circuit has one to suppress the first control circuit b213 that electric charge is shared circuit, and first control circuit a113 manages 5 108 by mos and manages 4 107 with mos and form; Wherein, Mos manages 5 108 grids and meets power vd D, and mos manages 5 108 drain electrodes and is connected with the drain electrode of last drag switch pipe 102, and mos manages 5 108 source electrodes and mos and manages 4 107 drain electrode and be connected; Mos manages 4 107 source grounds, and mos manages 4 107 grids and is connected with two-stage negative circuit one 38 inputs.First control circuit b213 manages 10 by mos and manages 9 207 and form with mos; Wherein, Mos manages 10 grids and is connected with two-stage negative circuit 2 39 inputs, and drain electrode is managed 9 207 source electrode with mos and is connected, and mos manages 10 source electrodes and is connected with power vd D; Mos manages 9 207 grounded-grids, drains to be connected with the drain electrode of the pipe 202 that pulls down switch.102 drain electrodes of last drag switch pipe connect by mos manage 1 with mos manage 2 121 forms on draw and export common-source common-gate current mirror 63, last drag switch pipe 102 source electrodes connect power supply.Pipe 202 drain electrodes that pull down switch connect manages 8 222 by mos and manages the 6 201 drop-down output common-source common-gate current mirrors 64 formed with mos, pulls down switch and manages 202 source grounds.Mos manages 2 121 source electrode and mos and manages 8 222 drain electrode and meet output Vo together.
When two-stage negative circuit one 38 input pulse signals are in high level; Two-stage negative circuit 2 39 input pulse signals all are in low level the time; Last drag switch pipe 102, the pipe 202 that pulls down switch all are in cut-off state, and last pull-down circuit all is turned off, so does not have the current direction low pass filter.At this moment; For on draw the mos of output common-source common-gate current mirror 63 in promptly scheme manage 1 and mos manage 2 121; Because the effect mos of first control circuit a113 manages 4 107 conductings, cooperate mos to manage 5 108 and will go up the connected node current potential that 102 drain electrodes of drag switch pipe and mos manage one 101 source electrodes and pull into electronegative potential.Mos in promptly scheming for drop-down output common-source common-gate current mirror 64 manages 6 201 and manages 8 222 with mos, and mos manages 10 conductings and mos and manages 9 207 current potentials that pipe 202 drain electrodes and mos manage the connected node place of 6 201 source electrodes that will pull down switch together and move high potential to.
When two-stage negative circuit one 38 input pulse signals are in low level the time; For pull-up circuit; Last drag switch pipe 102 conductings; This moment by mos manage 5 108, mos manages the 4 107 first control circuit a113 that form and ends, the connected node current potential that last drag switch pipe 102 drain electrodes and mos manage one 101 source electrodes becomes supply voltage.From by to the transfer process of conducting, this pipe trench road is set up needed electric charge and is managed 5 108 by mos and end the electric charge of being emitted and replenish, and exerts an influence and can not export branch road to current mirror at last drag switch pipe 102.Same, for pull-down circuit, pipe 202 conductings that pull down switch, the mos among the first control circuit b213 manages 10, mos manages 9 207 and ends, and the connected node place current potential that pull down switch pipe 202 drain electrodes and mos manage 6 201 source electrodes changes to electronegative potential.Pull down switch pipe 202 from managing 9 207 by mos and end the electric charge of being emitted and replenish by when conducting change, setting up the needed electric charge of raceway groove, and this will reduce greatly because the systematic error that shared charge effect brought of parasitic capacitance generation.Simultaneously, mos manage 9 207 and mos manage 5 108 use and draw on all can reducing pulse signal and drop-down the pulse signal connected node of managing one 101 source electrodes for last drag switch pipe 102 drain electrodes and mos and pull down switch pipe 202 drain electrodes and mos to manage the coupling effect of the connected node of 6 201 source electrodes.And then reduce the influence of pulse signal to bias voltage.Thereby influence output current, make the shake of output current diminish, reduce the spuious of PLL output signal.
Fig. 5 is the second embodiment of the present invention.
Spuious in order further to reduce to export; Suppress the shake of output current; Present embodiment has increased the second control circuit that suppresses the shared circuit of electric charge; Comprise second control circuit a109 and second control circuit b209; Wherein second control circuit a109 comprises that mos manages 3 105 and manages 7 106 with mos, and second control circuit b209 comprises that mos manages 11, mos manages 12, manages 4 107 by mos and manages the first control circuit a113 of the 5 108 shared circuit of inhibition electric charge formed with mos; Manage 9 207 by mos and manage the first control circuit b213 of the shared circuit of the 10 inhibition electric charges formed with mos; The mos of series connection manages 3 105 and manages 7 106 grid with mos and be connected to mos in the common-source common-gate current mirror and manage 1 and manage 2 121 grid with mos, and mos manages 3 105 source electrode and connects two-stage negative circuit one 38 outputs simultaneously, and mos manages 7 106 grounded drains.And cascade mos manages 11 and manages 12 grid with mos and be connected common-source common-gate current mirror mos respectively and manage 8 222 and manage 6 201 grid with mos; Mos manages 11 drain electrode and meets power vd D, and mos manages the output that 12 source electrode connects two-stage negative circuit 2 39.
When the input pulse signal of two-stage negative circuit 1 is electronegative potential; By mos manage 3 105, mos manages the 7 106 inhibition electric charges formed and shares second control circuit a109 and end; When the input pulse signal of two-stage negative circuit 1 is become when high by low, mos manages 3 105, mos manage 7 106 all conducting balance out 102 drain electrodes of drag switch pipe and mos manage one 101 source electrodes the connected node place change in voltage on draw export mos in the common-source common-gate current mirror 63 manage 1 and mos manage the coupling effect of 2 121 grid upper offset voltages.Same; For manage 11 by mos, mos manages the 12 inhibition electric charges formed and shares second control circuit b209; When two-stage negative circuit 2 39 input pulse signals end for high potential the time; When input pulse signal during by high step-down, mos manages 11, mos manage 12 equal conductings offset connected node potential change that pull down switch pipe 202 drain electrodes and mos manage 6 201 source electrodes for mos in the common-source common-gate current mirror manage 6 201 and mos manage the coupling effect of the bias voltage on 8 222 grids.
As above say: the present invention is using under the less situation of device count; The common-source common-gate current mirror structure is adopted in output; Like the high swing amplitude cascode current mirror 54 of output among the high swing amplitude cascode current mirror 54 of the output among Fig. 4 and Fig. 5; Increased the resistance of current mirror output, the noise that the variation that has reduced output voltage has also completely cut off switching tube for the influence of electric current has suppressed electric charge simultaneously and has shared effect and coupling effect for output voltage influence.
Disclosed arbitrary characteristic in this specification (comprising any accessory claim, summary and accompanying drawing) is only if special narration all can be replaced by other equivalences or the alternative features with similar purpose.That is, only if special narration, each characteristic is an example in a series of equivalences or the similar characteristics.
The present invention is not limited to aforesaid embodiment.The present invention expands to any new feature or any new combination that discloses in this manual, and the arbitrary new method that discloses or step or any new combination of process.
Although the present invention's mode in conjunction with the preferred embodiments describes, it will be appreciated by those skilled in the art that under the prerequisite of spirit that does not deviate from this law and scope, can change the present invention through using known equivalent way.The front description related to the preferred embodiment will be understood that to be exemplary description rather than to limit scope of the present invention, and scope of the present invention is limited by the accompanying claims.
Claims (7)
1. a charge pump circuit comprises the high swing amplitude cascode current mirror of input, exports high swing amplitude cascode current mirror, suppresses the shared circuit of electric charge; Wherein export in the high swing amplitude cascode current mirror on draw the output common-source common-gate current mirror, suppress electric charge share in the circuit on draw and suppress electric charge and share circuit, go up the drag switch pipe and form pull-up circuit, pull-up circuit provides pull-up current to improve charge pump output voltage; Drop-down output common-source common-gate current mirror, the drop-down inhibition electric charge in the shared circuit of inhibition electric charge exported in the high swing amplitude cascode current mirror are shared circuit and are pulled down switch to manage and formed pull-down circuit jointly; Pull-down circuit provides pull-down current to reduce charge pump output voltage; It is characterized in that; On draw and suppress electric charge and share circuit and comprise first control circuit a, drop-down inhibition electric charge is shared circuit and is comprised first control circuit b; Draw the first control circuit a that suppresses the shared circuit of electric charge to comprise two N type mos pipes on said; The drain electrode of one of them mos pipe is connected with the drain electrode of last drag switch pipe; Its source electrode is connected with the drain electrode of another mos pipe; Its grid meets power vd D, and the grid of another mos pipe is connected its source ground through a two-stage negative circuit with the grid of last drag switch pipe; The source electrode of last drag switch pipe meets power vd D;
The first control circuit b that drop-down inhibition electric charge is shared circuit comprises two P type mos pipes; Wherein, The drain electrode of a mos pipe is connected with the drain electrode of the pipe that pulls down switch, and its source electrode is connected its grounded-grid with the drain electrode of another mos pipe; The grid of another mos pipe is connected through the grid of another two-stage negative circuit with the pipe that pulls down switch, and its source electrode meets power vd D; The source ground that pulls down switch and manage.
2. charge pump circuit according to claim 1; It is characterized in that; Draw the output common-source common-gate current mirror to comprise mos pipe one (101) and mos pipe two (121) on said; The source electrode of said mos pipe one (101) is connected with said drain electrode of going up drag switch pipe (102), and the source electrode of said mos pipe two (121) is connected with the drain electrode of mos pipe one (101);
Said drop-down output common-source common-gate current mirror comprises mos pipe six (201) and mos pipe eight (222), and the source electrode of said mos pipe six (201) is connected with the said drain electrode that pulls down switch pipe (202), and the source electrode of said mos pipe eight (222) is connected with the drain electrode of mos pipe six (201);
On draw and suppress electric charge and share circuit and further comprise second control circuit a, drop-down inhibition electric charge is shared circuit and is further comprised second control circuit b;
On draw and suppress electric charge and share the second control circuit a of circuit and comprise two P type mos pipes; The source electrode of one of them mos pipe is connected with the grid of last drag switch pipe; Its drain electrode is connected with the source electrode of another mos pipe; Its grid with on draw that mos pipe one (101) grid is connected in the output common-source common-gate current mirror; The grounded drain of another mos pipe, its grid with on draw in the output common-source common-gate current mirror mos to manage two (121) grids to be connected;
The second control circuit b that said drop-down inhibition electric charge is shared circuit comprises two N type mos pipes; The source electrode of one of them mos pipe is connected with the grid of the pipe that pulls down switch; Its drain electrode is connected with the source electrode of another mos pipe; Mos pipe six (201) grids are connected in its grid and the drop-down output common-source common-gate current mirror; The drain electrode of another mos pipe is connected with power vd D, and mos manages eight (222) grids and is connected in its grid and the drop-down output common-source common-gate current mirror;
The drain electrode of mos pipe two (121) meets output Vo with the drain electrode of mos pipe eight (222).
3. a charge pump circuit comprises input high swing amplitude cascode current mirror (55), exports high swing amplitude cascode current mirror (54), suppresses the shared circuit of electric charge; Wherein pull-up circuit by mos pipe one (101), mos pipe two (121), go up drag switch pipe (102), mos pipe four (107) is managed five (108) with mos and is formed; Pull-down circuit is made up of mos pipe eight (222), mos pipe six (201), the pipe (202) that pulls down switch, mos pipe ten (208) and mos pipe nine (207); Pull-up circuit has one to suppress the first control circuit a (113) that electric charge is shared circuit, and pull-down circuit has one to suppress the first control circuit b (213) that electric charge is shared circuit;
Draw the output common-source common-gate current mirror in said mos pipe one (101) and the high swing amplitude cascode current mirror of mos pipe two (121) composition outputs; The source electrode of said mos pipe one (101) is connected with said drain electrode of going up drag switch pipe (102), and the source electrode of said mos pipe two (121) is connected with the drain electrode of mos pipe one (101);
Said mos pipe six (201) is formed the drop-down output common-source common-gate current mirror in the high swing amplitude cascode current mirror of output with mos pipe eight (222); The source electrode of said mos pipe six (201) is connected with the said drain electrode that pulls down switch pipe (202), and the source electrode of said mos pipe eight (222) is connected with the drain electrode of mos pipe six (201);
First control circuit a (113) is made up of mos pipe four (107) and mos pipe five (108); Wherein, Mos pipe five (108) grids meet power vd D, and five (108) drain electrodes of mos pipe are connected with the drain electrode of last drag switch pipe (102), and mos pipe five (108) source electrodes are connected with the drain electrode of mos pipe four (107); Mos manages four (107) source grounds, and mos pipe four (107) grids are connected with two-stage negative circuit one (38) input; The output of said two-stage negative circuit one (38) is connected with last drag switch pipe (102) grid;
First control circuit b (213) is by mos pipe ten (208), and mos pipe nine (207) is formed, wherein; Mos pipe ten (208) grids are connected with two-stage negative circuit two (39) inputs; The output of said two-stage negative circuit two (39) is connected with pipe (202) grid that pulls down switch, and the drain electrode of mos pipe ten (208) is connected with the source electrode of mos pipe nine (207), and mos pipe ten (208) source electrodes are connected with power vd D; Mos manages nine (207) grounded-grids, drains to be connected with the drain electrode of the pipe (202) that pulls down switch;
Last drag switch pipe (102) drain electrode connect by mos pipe one (101) and mos pipe two (121) form on draw and export common-source common-gate current mirror (63), last drag switch pipe (102) source electrode meets power vd D; The pipe (202) that pulls down switch drain electrode connects by mos pipe eight (222), the drop-down output common-source common-gate current mirror (64) that mos pipe six (201) is formed, and pipe (202) source ground pulls down switch; The drain electrode of the drain electrode of mos pipe two (121) and mos pipe eight (222) meets output Vo together;
Said mos pipe one (101), mos pipe two (121), to go up drag switch pipe (102), mos pipe nine (207), mos pipe ten (208) be that P type mos manages; Mos pipe eight (222), mos pipe six (201), the pipe (202) that pulls down switch, mos pipe four (107) and mos pipe five (108) are N type mos pipe.
4. charge pump circuit as claimed in claim 3; It is characterized in that: the pulse signal of importing when two-stage negative circuit one (38) input is in high level; When the pulse signal of two-stage negative circuit two (39) inputs input is in low level; Last drag switch pipe (102), the pipe (202) that pulls down switch all are in cut-off state, and last pull-down circuit all is turned off.
5. charge pump circuit as claimed in claim 3; It is characterized in that: when the pulse signal of two-stage negative circuit one (38) input input is in low level the time; For pull-up circuit; Last drag switch pipe (102) conducting, the first control circuit a (113) that be made up of mos pipe five (108), mos pipe four (107) this moment ends, and the connected node current potential of last drag switch pipe (102) drain electrode and mos pipe one (101) source electrode becomes supply voltage; For pull-down circuit, pipe (202) conducting that pulls down switch, mos pipe ten (208), mos pipe nine (207) among the first control circuit b (213) end, and the pipe (202) that pulls down switch drain electrode changes to electronegative potential with the connected node place current potential of mos pipe six (201) source electrodes.
6. a charge pump circuit comprises input high swing amplitude cascode current mirror (55), exports high swing amplitude cascode current mirror (54), suppresses the shared circuit of electric charge; Wherein pull-up circuit by mos pipe one (101), mos pipe two (121), go up drag switch pipe (102), mos pipe four (107), mos pipe five (108), mos pipe three (105) and manage seven (106) with mos and form; Pull-down circuit by mos pipe eight (222), mos pipe six (201), the pipe (202) that pulls down switch, mos pipe ten (208), mos pipe nine (207), mos manage ten one (205) and mos manage ten two (206) and form, it is characterized in that: the shared circuit of said inhibition electric charge comprises first control circuit a (113), first control circuit b (213), second control circuit a (109) and second control circuit b (209);
Draw the output common-source common-gate current mirror in said mos pipe one (101) and the high swing amplitude cascode current mirror of mos pipe two (121) composition outputs; The source electrode of said mos pipe one (101) is connected with said drain electrode of going up drag switch pipe (102), and the source electrode of said mos pipe two (121) is connected with the drain electrode of mos pipe one (101);
Said mos pipe six (201) is formed the drop-down output common-source common-gate current mirror in the high swing amplitude cascode current mirror of output with mos pipe eight (222); The source electrode of said mos pipe six (201) is connected with the said drain electrode that pulls down switch pipe (202), and the source electrode of said mos pipe eight (222) is connected with the drain electrode of mos pipe six (201);
First control circuit a (113) is made up of mos pipe four (107) and mos pipe five (108); Wherein, mos pipe five (108) grids meet power vd D, and five (108) drain electrodes of mos pipe are connected with last drag switch pipe (102) drain electrode; Mos pipe five (108) source electrodes are connected with the drain electrode of mos pipe four (107); Mos manages four (107) source grounds, and mos pipe four (107) grids are connected with two-stage negative circuit one (38) input, and the output of said two-stage negative circuit one (38) is connected with last drag switch pipe (102) grid;
First control circuit b (213) is by mos pipe ten (208), and mos pipe nine (207) is formed, wherein; Mos pipe ten (208) grids are connected with two-stage negative circuit two (39) inputs; The output of said two-stage negative circuit two (39) is connected with pipe (202) grid that pulls down switch, and the drain electrode of mos pipe ten (208) is connected with the source electrode of mos pipe nine (207), and mos pipe ten (208) source electrodes are connected with power vd D; Mos manages nine (207) grounded-grids, drains to be connected with the drain electrode of the pipe (202) that pulls down switch; Last drag switch pipe (102) drain electrode connect by mos pipe one (101) and mos pipe two (121) form on draw and export common-source common-gate current mirror (63), last drag switch pipe (102) source electrode meets power vd D; The pipe (202) that pulls down switch drain electrode connects by mos pipe eight (222), the drop-down output common-source common-gate current mirror (64) that mos pipe six (201) is formed, and pipe (202) source ground pulls down switch;
Second control circuit a (109) comprises that mos pipe three (105) and mos manage seven (106), second control circuit b (209) comprise mos manage ten one (205) and mos manage ten two (206); The grid of the mos pipe three (105) of series connection and mos pipe seven (106) is connected to and draws mos pipe one (101) and mos in the output common-source common-gate current mirror to manage two (121) grid; The source electrode of mos pipe three (105) connects the output of two-stage negative circuit one (38) simultaneously, and mos manages seven (106) grounded drains; And the mos of cascade manages ten one (205) and manages ten two (206) grid with mos and be connected drop-down output common-source common-gate current mirror mos pipe eight (222) and mos respectively and manage six (201) grid; Mos manages ten one (205) drain electrode and meets power vd D, and mos manages the output that ten two (206) source electrode connects two-stage negative circuit two (39);
The drain electrode of mos pipe two (121) meets output Vo with the drain electrode of mos pipe eight (222);
Said mos pipe one (101), mos pipe two (121), to go up drag switch pipe (102), mos pipe three (105), mos pipe seven (106), mos pipe nine (207), mos pipe ten (208) be that P type mos manages; Mos pipe eight (222), mos pipe six (201), the pipe (202) that pulls down switch, mos manage ten one (205), mos manages ten two (206), mos pipe four (107) is that N type mos manages with mos pipe five (108).
7. charge pump circuit as claimed in claim 6; It is characterized in that: when the pulse signal of two-stage negative circuit one (38) input input is in low level the time, the second control circuit a (109) that is made up of mos pipe three (105), mos pipe seven (106) ends; When the pulse signal of two-stage negative circuit one (38) input input during by low uprising, mos pipe three (105), mos pipe seven (106) all the conducting variation that balances out drag switch pipe (102) drain electrode and the connected node current potential of mos pipe one (101) source electrode on draw mos in the output common-source common-gate current mirror (63) manage one (101) and mos manage the coupling effect of two (121) grid upper offset voltages; For manage by mos ten one (205) and mos manage ten two (206) the second control circuit b (209) that formed;, ends the pulse signal of two-stage negative circuit two (39) inputs input when being in high level; When the pulse signal level of two-stage negative circuit two (39) inputs inputs during by high step-down; Mos manage ten one (205) and mos manage ten two (206) conductings, offset the bias voltage on eight (222) grids of coupling effect pull down switch pipe (202) drain electrode and the connected node place potential change of mos pipe six (201) source electrodes are managed to(for) mos pipe six (201) and mos.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100463440A CN101488710B (en) | 2008-10-22 | 2008-10-22 | A charge pump circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100463440A CN101488710B (en) | 2008-10-22 | 2008-10-22 | A charge pump circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101488710A CN101488710A (en) | 2009-07-22 |
| CN101488710B true CN101488710B (en) | 2012-06-13 |
Family
ID=40891432
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008100463440A Expired - Fee Related CN101488710B (en) | 2008-10-22 | 2008-10-22 | A charge pump circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101488710B (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102006063B (en) * | 2009-09-02 | 2013-02-06 | 中国科学院微电子研究所 | Autotracking switch type charge pump for phase lock loop |
| US8067978B2 (en) * | 2009-10-13 | 2011-11-29 | Nanya Technology Corp. | Dynamic current supplying pump |
| US8149023B2 (en) | 2009-10-21 | 2012-04-03 | Qualcomm Incorporated | RF buffer circuit with dynamic biasing |
| CN102664520A (en) * | 2012-05-10 | 2012-09-12 | 东南大学 | Phase-locked loop charge pump circuit with low current mismatch |
| CN102684670B (en) * | 2012-05-29 | 2015-08-05 | 上海山景集成电路股份有限公司 | The signal high speed output circuit of zero reverse irrigated current |
| CN103346784B (en) * | 2013-06-18 | 2016-04-13 | 成都嘉纳海威科技有限责任公司 | A kind of matching type charge pump circuit for phase-locked loop |
| CN103887966B (en) * | 2014-03-24 | 2017-06-20 | 华为技术有限公司 | Charge pump realizes circuit |
| CN104716828B (en) * | 2015-03-23 | 2017-03-22 | 东南大学 | High-swing charge pump circuit for nonautomatic extinguishment type superregenerative receiver |
| CN107872153B (en) * | 2016-11-29 | 2019-05-24 | 珠海市杰理科技股份有限公司 | A kind of charge pump circuit |
| CN107395012B (en) * | 2017-08-04 | 2023-05-16 | 杰华特微电子股份有限公司 | Charge pump circuit and control method thereof |
| CN113557667B (en) * | 2019-05-23 | 2024-06-04 | 华为技术有限公司 | Phase-locked loop |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6255872B1 (en) * | 1999-03-24 | 2001-07-03 | Nec Corporation | Charge pump circuit for PLL |
| CN1902823A (en) * | 2003-12-11 | 2007-01-24 | 睦塞德技术公司 | High output impedance charge pump for PLL/DLL |
| CN101222226A (en) * | 2007-01-10 | 2008-07-16 | 中国科学院微电子研究所 | Self-calibration charge pump circuit used for phase-locked loop and its self-calibration feedback loop |
-
2008
- 2008-10-22 CN CN2008100463440A patent/CN101488710B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6255872B1 (en) * | 1999-03-24 | 2001-07-03 | Nec Corporation | Charge pump circuit for PLL |
| CN1902823A (en) * | 2003-12-11 | 2007-01-24 | 睦塞德技术公司 | High output impedance charge pump for PLL/DLL |
| CN101222226A (en) * | 2007-01-10 | 2008-07-16 | 中国科学院微电子研究所 | Self-calibration charge pump circuit used for phase-locked loop and its self-calibration feedback loop |
Non-Patent Citations (1)
| Title |
|---|
| 薛红等.低杂散锁相环中的电荷泵设计.《半导体学报》.2007,第28卷(第12期),第1989页第2段至第1990段第2段、图4. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101488710A (en) | 2009-07-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101488710B (en) | A charge pump circuit | |
| CN101588178B (en) | Self-biased phase-locked loop | |
| US6414535B1 (en) | Semiconductor device realizing internal operational factor corresponding to an external operational factor stably regardless of fluctuation of external operational factor | |
| CN101515709B (en) | Charge pump of ultralow mismatching phase-locked loop circuit | |
| EP1511174A1 (en) | Charge pump phase locked loop with improved power supply rejection | |
| CN101309079B (en) | Charge pump construction for phase lock loop circuit | |
| CN101572481B (en) | Charge pump circuit | |
| CN103346784B (en) | A kind of matching type charge pump circuit for phase-locked loop | |
| US20090189654A1 (en) | Common-Mode Feedback Method Using a Current Starved Replica Biasing | |
| CN101320971B (en) | Frequency divider including latch circuits and method | |
| CN104124968A (en) | Clock duty ratio calibration circuit for streamlined analog-digital converter | |
| US10623005B2 (en) | PLL circuit and CDR apparatus | |
| US20090278597A1 (en) | Slew rate and settling time improvement circuitry and method for 3-stage amplifier | |
| CN103929174A (en) | Phase-locked loop circuit | |
| US8698532B2 (en) | Gigabit-speed slicer latch with hysteresis optimization | |
| CN104065380A (en) | Phase locked loop and clock and data recovery circuit | |
| CN104135277B (en) | Reference clock produces circuit and method on a kind of piece | |
| US6472914B2 (en) | Process independent ultralow charge pump | |
| KR20050099307A (en) | Self bias phase locked loop | |
| CN106506001B (en) | A kind of high-performance VCO circuit applied to PLL | |
| US20200021425A1 (en) | Clock generating circuit and hybrid circuit | |
| CN102025270A (en) | Charge pump circuit | |
| CN112311389B (en) | Charge pump current mismatch compensation circuit, charge pump and phase-locked loop | |
| CN112187218A (en) | Accurate clock signal duty ratio correction circuit | |
| CN101127524A (en) | Charge pump circuit for eliminating current over pulse in PLL |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: CHENGDU ZHENXIN TECHNOLOGY CO., LTD. Free format text: FORMER NAME: CHENGDU ARTEC ELECTRONICS CORP. |
|
| CP03 | Change of name, title or address |
Address after: No. 1 high tech Zone Gaopeng road in Chengdu city of Sichuan Province in 610000 Patentee after: CHENGDU CORPRO TECHNOLOGY CO., LTD. Address before: 611731 Sichuan city of Chengdu province high tech Zone West Road No. 3 core Guoteng science and Technology Park building two floor Patentee before: Chengdu ARTEC Electronics Corp. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120613 Termination date: 20151022 |
|
| EXPY | Termination of patent right or utility model |