CN101452439A - CompactPCI communication card - Google Patents
CompactPCI communication card Download PDFInfo
- Publication number
- CN101452439A CN101452439A CNA2008101876120A CN200810187612A CN101452439A CN 101452439 A CN101452439 A CN 101452439A CN A2008101876120 A CNA2008101876120 A CN A2008101876120A CN 200810187612 A CN200810187612 A CN 200810187612A CN 101452439 A CN101452439 A CN 101452439A
- Authority
- CN
- China
- Prior art keywords
- bus
- pci
- cpld
- control
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a CompactPCI communication board used for fields such as industrial control, data transmission, signal acquisition and image processing, which comprises a DSP, a CPLD, a dual-port RAM, and a PCI interface chip, wherein the DSP is used as a central processing unit of a local end, the CPLD is used for finishing local address assignment, bus control and interruption arbitration work, and the PCI interface chip is utilized to convert a PCI electrical communication protocol into a protocol which can be used for the reading of a device of the local end; a data bus at one end of the dual-port RAM is connected with a data bus of the DSP; an address bus and a control bus of the DSP are accessed into the CPLD, a data bus and an address bus of the local end of the PCI interface chip are connected with the other end of the dual-port RAM, and a control bus of the local end of the PCI interface chip is accessed into the CPLD; and data, address and control pins of a PCI end of the PCI interface chip are accessed to a PCI bus. The CompactPCI communication board has the advantages of simple structure and strong universality.
Description
Technical field
The present invention relates to a kind of Communication Card that is widely used in fields such as Industry Control, data transmission, signals collecting Flame Image Process.
Background technology
The PCI integrated circuit board adopts central processing unit to add the asic chip framework more in the market, and asic chip is transferred to chip production merchant processing again by producer's independent design exploitation.This kind scheme is with strong points, the integrated level high stability is good, can reduce cost for user in enormous quantities, but its versatility is not too high for its cost of development of be pilot by force.The integrated circuit board of stand-alone development then great majority adopts CPU (as ARM single-chip microcomputer or DSP process chip etc.) to add FPGA (field programmable gate array) to add this generic structure of PCI general-purpose interface conversion chip, cost of development is lower on a small scale for highly versatile simple in structure, but utilize the inner FIFO of embedding of FPGA (first-in first-out storehouse) to be unfavorable for the big data quantity transmission, can't improve message transmission rate, and utilize the embedded RAM logical relation design of FPGA relative complex, can prolong the construction cycle.
Summary of the invention
The defective that the objective of the invention is there is the hardware circuit design complexity for overcoming existing Communication Card, be difficult for change, versatility is not strong proposes a kind of CompactPCI Communication Card of highly versatile simple in structure.
CompactPCI Communication Card of the present invention includes DSP (digital signal processor), CPLD (scale programmable logic device), two-port RAM, pci interface chip; , finish home address, total line traffic control and interrupt arbitration work as local side (local) central processing unit with DSP, utilize the pci interface conversion chip the electric communications protocol of PCI to be converted to the agreement that can supply the local side device to read with CPLD;
One end data bus of two-port RAM and central processing unit (DSP) data bus link together; The address bus and the control bus of central processing unit (DSP) are linked into CPLD, utilize CPLD to finish local bus control, address assignment and interruption arbitration work; The pci interface conversion chip is connected with address bus pci interface conversion chip local side data bus as PCI and local side protocol conversion interface chip with the other end of two-port RAM, pci interface conversion chip local side control bus inserts CPLD; PCI end data, address and the control pin of pci interface conversion chip are inserted pci bus.
This CompactPCI Communication Card also includes the serial ports control chip, the parallel port extended chip that all are linked into CPLD respectively by its address bus and control bus, but as the peripheral expansion interface to realize string, parallel port expanded function.
CompactPCI Communication Card of the present invention, because local side and PCI end clock signal are provided by the different clocks source can't be synchronous, therefore special employing two-port RAM is as two-way buses isolator spare, replace tradition to utilize the way of the embedded FIFO of FPGA, make read/write address separate and avoid read/write conflict, realize full duplex communication fully.Adopt two-port RAM to substitute FIFO and also be convenient to the read-write of driver local storage.
Directly control local side peripheral interface chip by the PC end, the hardware circuit design complexity, be difficult for change, versatility is not strong, still adopt function control command coding be packaged as packet, again by the framework mode of finishing after the DSP decoding the control of local side peripheral chip, make the hardware highly versatile, function can be by software control.
Description of drawings
Fig. 1 is the structural principle block diagram of a kind of CompactPCI Communication Card of the present invention.
Embodiment
The embodiment that provides below in conjunction with accompanying drawing describes in further detail the present invention.
With reference to Fig. 1, CompactPCI Communication Card of the present invention includes DSP, CPLD, two-port RAM, pci interface chip; , finish home address, total line traffic control and interrupt arbitration work as local side (local) central processing unit with DSP, utilize the pci interface conversion chip the electric communications protocol of PCI to be converted to the agreement that can supply the local side device to read with CPLD;
One end data bus of two-port RAM and central processing unit (DSP) data bus link together; The address bus and the control bus of central processing unit (DSP) are linked into CPLD, utilize CPLD to finish local bus control, address assignment and interruption arbitration work; The pci interface conversion chip is connected with address bus pci interface conversion chip local side data bus as PCI and local side protocol conversion interface chip with the other end of two-port RAM, pci interface conversion chip local side control bus inserts CPLD; With the PCI end data of pci interface conversion chip, address and control pin insert be connected the connector of usefulness with base plate after, signal access pci bus; When the pci bus resource is distributed and for address card loads specific driver, driver is read and write and controlled address card by pci bus automatically in master control PC start back, and forwarding application's data and executive utility are to the operation of integrated circuit board.
But integrated circuit board peripheral expansion various interface on the framework basis once more.As all being linked into serial ports control chip 16C554, the parallel port extended chip 8255 of CPLD respectively by its address bus and control bus, but as the peripheral expansion interface to realize string, parallel port expanded function.
This CompactPCI address card is local control core with DSP5409, and it is low that this processor has a cost; Internal integration 16K word (16bit) ROM and 32K word RAM are user-friendly to; Maximum can be expanded 8M program memory space, and maximum has the 64K input/output space, inner integrated multipath full duplex band buffer memory serial ports controller, and support several data position transformat, adapt to various data transmission occasions.The highest 80MIPS, single step cycle 12.5ns, inner integrated DMA controller are fit to the data high-speed transmission, help adapting to the pci bus transfer rate.
Utilize the EPM3256CPLD of ALTERA company as the local side bus controller, distribute each device physics address and interrupt arbitration.Adopting the PLX interface chip PCI9054 of company is the local side universal data format with the pci bus Data Format Transform, so that the local side device sends reading and writing data and processing to main frame.
Because pci bus and local side crystal oscillator can't be synchronous, still adopt the IDT71321 two-port RAM to make bus to isolate.The CompactPCI card that utilizes two-port RAM that main frame is faced only is the local side internal memory of continuous (or segmentation is continuous), to be encoded to packet to each chip functions control command, carry out the control command decoding by the local side dsp processor, thereby finish setting and control the local side device function.Processing can be simplified initial stage hardware circuit design difficulty and later stage Driver Development difficulty greatly like this, helps improving versatility, portability and the interchangeability of system.Because the storage of data is in the RAM of continuous (or segmentation is continuous), big data quantity is read can adopt the DMA transmission mode like this, to improve the transfer rate of data, adapt to the needs of high amount of traffics transmission such as image, audio frequency.
Utilizing the FIFO communication modes then is that data can only be write out in proper order to fixing I/O port read write data, in case middle wrong data then need whole packet is write again make that the modification to misdata becomes impossible in the system that sequential is had relatively high expectations.The processing mode of employing two-port RAM then can be revised the misdata of any one byte, word or double word arbitrarily, can not influence the storage of other data.
Claims (2)
1. CompactPCI Communication Card, include DSP, CPLD, two-port RAM, pci interface chip, it is characterized in that: use DSP as the local side central processing unit, finish home address, total line traffic control and interrupt arbitration work with CPLD, utilize the pci interface conversion chip the electric communications protocol of PCI to be converted to the agreement that can supply the local side device to read;
The one end data bus and the central processing unit data bus of two-port RAM link together; The address bus and the control bus of central processing unit are linked into CPLD, utilize CPLD to finish local bus control, address assignment and interruption arbitration work; The pci interface conversion chip is connected with address bus pci interface conversion chip local side data bus as PCI and local side protocol conversion interface chip with the other end of two-port RAM, pci interface conversion chip local side control bus inserts CPLD; PCI end data, address and the control pin of pci interface conversion chip are inserted pci bus.
2. CompactPCI Communication Card according to claim 1, it is characterized in that also including the serial ports control chip, the parallel port extended chip that all are linked into CPLD respectively by its address bus and control bus, but as the peripheral expansion interface to realize string, parallel port expanded function.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2008101876120A CN101452439A (en) | 2008-12-29 | 2008-12-29 | CompactPCI communication card |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNA2008101876120A CN101452439A (en) | 2008-12-29 | 2008-12-29 | CompactPCI communication card |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101452439A true CN101452439A (en) | 2009-06-10 |
Family
ID=40734677
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA2008101876120A Pending CN101452439A (en) | 2008-12-29 | 2008-12-29 | CompactPCI communication card |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101452439A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102073346A (en) * | 2010-12-21 | 2011-05-25 | 北京镭航世纪科技有限公司 | Universal array signal processing plate |
CN102662887A (en) * | 2012-05-03 | 2012-09-12 | 天津市英贝特航天科技有限公司 | Multi-port random access memory (RAM) |
CN103236122A (en) * | 2013-04-08 | 2013-08-07 | 浪潮集团有限公司 | Tax control verification card based on PCI (peripheral component interconnect) bus interface chip and CPLD (complex programmable logic device) chips |
CN115103111A (en) * | 2022-06-14 | 2022-09-23 | 希姆通信息技术(上海)有限公司 | Method for realizing camera compatibility |
-
2008
- 2008-12-29 CN CNA2008101876120A patent/CN101452439A/en active Pending
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102073346A (en) * | 2010-12-21 | 2011-05-25 | 北京镭航世纪科技有限公司 | Universal array signal processing plate |
CN102662887A (en) * | 2012-05-03 | 2012-09-12 | 天津市英贝特航天科技有限公司 | Multi-port random access memory (RAM) |
CN102662887B (en) * | 2012-05-03 | 2015-05-20 | 天津市英贝特航天科技有限公司 | Multi-port random access memory (RAM) |
CN103236122A (en) * | 2013-04-08 | 2013-08-07 | 浪潮集团有限公司 | Tax control verification card based on PCI (peripheral component interconnect) bus interface chip and CPLD (complex programmable logic device) chips |
CN103236122B (en) * | 2013-04-08 | 2016-03-16 | 浪潮集团有限公司 | The tax control validity check card of Based PC I Bus Interface Chip and CPLD chip |
CN115103111A (en) * | 2022-06-14 | 2022-09-23 | 希姆通信息技术(上海)有限公司 | Method for realizing camera compatibility |
CN115103111B (en) * | 2022-06-14 | 2023-10-13 | 希姆通信息技术(上海)有限公司 | Method for realizing camera compatibility |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102023956B (en) | Serial peripheral slave device interface structure in integrated circuit chip and data reading and writing method | |
CN203812236U (en) | Data exchange system based on processor and field programmable gate array | |
CN104915303A (en) | High-speed digital I/O system based on PXIe bus | |
CN101452439A (en) | CompactPCI communication card | |
CN103377170B (en) | SPI high-speed bidirectional Peer Data Communication system between heterogeneous processor | |
CN104811643A (en) | Image data high speed storage system based on SD card array | |
CN104615386A (en) | Off-core cache device | |
CN201328123Y (en) | Protocol conversion card | |
CN103488600A (en) | Universal auxiliary machine synchronous serial interface circuit | |
CN105786741A (en) | SOC high-speed low-power-consumption bus and conversion method | |
CN100517283C (en) | Advanced high-performance system bus connector device and advanced high-performance system bus device | |
CN105224486A (en) | Based on the 1553B bus protocol module of LBE bus | |
CN104598404A (en) | Computing equipment extending method and device as well as extensible computing system | |
CN102722457B (en) | Bus interface conversion method and bus bridging device | |
CN203490476U (en) | PC104-plus controller system of Power PC | |
CN104156336A (en) | Control method of USB2.0 interface chip | |
CN106326172B (en) | A kind of APB bus slave Interface Expanding circuit and its application method | |
Jue et al. | Design of Modbus-Profibus fieldbus bridge based on the STM32 and VPC3+ C | |
CN108228517A (en) | I3C circuit arrangements, system and communication means | |
CN107423249A (en) | It is a kind of based on AHB lite bus protocols from end bus control unit design method | |
CN107341116B (en) | ARM-based PC/104 communication method and writing and reading time sequence thereof | |
CN219916336U (en) | LPC interface to AXI bus protocol bridge | |
CN107562673B (en) | Bus protocol conversion bridging device applied to embedded processor | |
CN111177048A (en) | AHB bus equipment and data stream transmission method thereof | |
CN104915301B (en) | A kind of plug-in RAM Interface data access system based on 8051 single-chip microcomputers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090610 |