CN101178675A - Method and device for verifying data - Google Patents
Method and device for verifying data Download PDFInfo
- Publication number
- CN101178675A CN101178675A CNA2007101609750A CN200710160975A CN101178675A CN 101178675 A CN101178675 A CN 101178675A CN A2007101609750 A CNA2007101609750 A CN A2007101609750A CN 200710160975 A CN200710160975 A CN 200710160975A CN 101178675 A CN101178675 A CN 101178675A
- Authority
- CN
- China
- Prior art keywords
- data
- check code
- verification
- check
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Abstract
The invention discloses a method and a device for verifying the data which belongs to the field of data storage. The method comprises: a CPU makes the wrong check of the verifying data and the corrected verifying code; the data is stored in the memory that a target chip uses; the verifying code is stored; wrong check and corrected verifying are made to the data according to the data and the verifying code by the CPU. The device comprises a disposing module, a storage module and a verifying module. The invention can correctly judge the correctness of data in the memory used by the target chip. Compared with the prior art, the invention overcomes the defect that the target chip hardware does not support the ECC verifying function, protects the data in the memory used by the target chip and improves the reliability of data.
Description
Technical field
The present invention relates to field of data storage, particularly a kind of method and apparatus of checking data.
Background technology
ECC (Error Checking and Correcting, bug check and correction) when being meant the storage data, in the extra ECC result of calculation of position storage of data bit, it is the ECC check code, when reading the data of having stored again, according to the ECC check code these data are carried out verification,, then handle accordingly if find that these data are wrong.As when checking out 1 bit mistake, then correct, when checking out a plurality of bit mistake, then produce warning information.
The ECC function is generally finished by the Memory Controller Hub of chip in the prior art; when storage data in internal memory; Memory Controller Hub carries out ECC and calculates the ECC check code; and also be stored in this ECC check code in the internal memory; when from internal memory, reading these data; according to the ECC check code of having stored these data are carried out verification, correct accordingly if these data make a mistake and protect.
In realizing process of the present invention, the inventor finds that above-mentioned prior art has following shortcoming at least:
The Memory Controller Hub that is not all chips all has the ECC function; when the chip of not supporting the ECC function on this hardware is stored in internal memory and during reading of data; can't carry out the ECC verification to data according to the ECC check code; therefore; when abnormal conditions take place when; can't protect the data of storage, may cause important data to be destroyed.When making the data generation soft failure in the internal memory when a bit saltus step takes place for a certain reason, can't carry out verification and protection to these data.
Summary of the invention
In order to improve the reliability of data, the embodiment of the invention provides a kind of method and apparatus of checking data.Described technical scheme is as follows:
On the one hand, the embodiment of the invention provides a kind of method of checking data, and described method comprises:
CPU generates the bug check of data to be verified and the check code of correction, and described data storage is in the employed internal memory of objective chip;
Store described check code;
CPU carries out bug check and corrects verification described data according to described data and check code.
On the other hand, the embodiment of the invention also provides a kind of device of checking data, and described device comprises:
Processing module is used to generate the check code of the bug check and the correction of data to be verified, in the employed internal memory of the objective chip of described data storage in described device;
Memory module is used to store the check code that described processing module generates;
The verification module is used for the check code according to described data and the storage of described memory module, and described data are carried out bug check and corrected verification.
The beneficial effect of the technical scheme that the embodiment of the invention provides is:
By generating the ECC check code in advance and according to the data and this ECC check code that read these data being carried out the ECC verification when the verification, can correctly judge the correctness of the data in the employed internal memory of objective chip.Compared with prior art, overcome the defective that objective chip hardware is not supported the ECC verifying function, whether the data that can in time detect in the employed internal memory of objective chip are destroyed, and it is protected, improved the reliability of data.
Description of drawings
Fig. 1 is the method flow diagram of the checking data that provides of the embodiment of the invention 1;
Fig. 2 is the synoptic diagram that concerns of the chip that provides of the embodiment of the invention 1 and internal memory;
Fig. 3 is the synoptic diagram that CPU that the embodiment of the invention 1 provides protects the data in the employed internal memory of NP;
Fig. 4 is the structure drawing of device of the checking data that provides of the embodiment of the invention 2.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, embodiment of the present invention is described further in detail below in conjunction with accompanying drawing.
The embodiment of the invention reads these data and ECC check code by the ECC check code that storage in the employed internal memory of objective chip generates and stores these data during data during verification, according to these data and ECC check code these data are carried out the ECC verification.
Embodiment 1
Referring to Fig. 1, the embodiment of the invention provides a kind of method of checking data, specifically comprises:
S101: in the employed internal memory of objective chip, store data.
S102: the ECC check code that generates and stores these data;
Wherein, the step that generates the ECC check code can be realized that in the present embodiment, the process of carrying out this software code is realized by CPU by software.This ECC check code can be stored in the employed internal memory of CPU, also can be stored in other storeies, for example the employed internal memory of objective chip.In the present embodiment, this ECC check code is stored in the employed internal memory of CPU.
S103: reading of data from the employed internal memory of objective chip, read the ECC check code from the employed internal memory of CPU.
Wherein, can when using these data, carry out the ECC verification, also can regularly carry out verification, as 5ms or 10ms or the like to the data in the internal memory to these data.
S104:, these data are carried out the ECC verification according to data that read and ECC check code.
Wherein, data are carried out the method for ECC verification, can be when reading described data, to recomputate to obtain new ECC check code according to identical algorithm, the ECC check code that generates among new ECC check code and the S102 is compared, if two ECC check codes are inequality, illustrate that then mistake has appearred in described data; If two ECC check codes are identical, illustrate that then described data are correct.Wherein, whether identical method has multiple to compare two ECC check codes.For example, ECC check code that generates among the S102 and the new ECC check code that calculates are carried out the step-by-step XOR,, represent that then these data are correct if the result is 0; Otherwise, represent this error in data.
If, find that mistake has taken place described data through after the ECC verification, can also correct or processing such as alarm these data, for example,, then correct processing if the mistake of a bit takes place; If the mistake of a plurality of bits takes place, then carry out alarming processing.
Referring to Fig. 2, during verification, CPU is by objective chip reading of data from the employed internal memory of objective chip, CPU reads the ECC check code of having stored from its employed internal memory, and these data are carried out the ECC verification, thereby the correctness of the data of storing in the employed internal memory of checking objective chip according to this ECC check code with from the data of objective chip.
Resource for fear of take chip too much owing to frequently carry out verification further, can also increase following step in the said method:
In the employed internal memory of objective chip, store before the data, the employed internal memory of objective chip is divided at least one, is divided into polylith usually, when the storage data, in ready-portioned, and the state recording of piece that will have data is for using with data storage.As can designing a data structure, the user mode with the memory block at the ECC check code that generates and this data place during the storage data all is stored in this data structure; At this moment, if the ECC check code also is stored in the employed internal memory of objective chip, then this ECC check code and described data storage are in different pieces.
Adopt the mode of timing verification during verification, the state of each piece of quantitative check storage data, if current block is for using, reading of data from this piece then, and from the piece of storage ECC check code, read this ECC check code, according to data that read and ECC check code these data are carried out the ECC verification.Wherein,,, the partial memory piece can be checked at every turn, also all memory blocks can be checked at every turn for each piece of storage data according to actual conditions.Further, when data that deletion from internal memory has been stored, can be with the status modifier of the memory block at this data place for using, to make things convenient for follow-up use.
Said process S101 to S104 can be used for the internal memory that more important data relate to is carried out ECC management and protection.For example, referring to Fig. 3, CPU generates and issues NP (Network Processor, network processing unit) the various list items that are applied in the message repeating process are given NP, NP receives the back processing such as message classification, filtration, business processing and routing forwarding of carrying out according to contents in table, save as the employed internal memory of NP among the figure, wherein preserve the particular content of list item.When under the CPU during forwarding list item, the driver of CPU is with in the list item write memory, trigger simultaneously and call the call back function of pre-registration in driver, call back function calculates the ECC check code of this list item, and the ECC check code is kept in the ECC data structure of CPU distribution, this data structure can be stored in the employed internal memory of CPU, also can store in the employed internal memory of NP shown in the figure.In addition, CPU starts a quantitative check task, reads list item in the NP internal memory and the ECC check code in being stored in the ECC data structure this list item is carried out the ECC verification, if the result of verification is that list item is correct, soft failure does not take place in expression NP memory field, and system can normally move; If the result of verification is an entry error, expression NP lost efficacy the memory field; The inspection task is carried out error correction according to the ECC check code of preserving, if can not error correction, the task of then checking be informed the upper strata by alarm module, and processing policy is determined according to list item address, significance level in the upper strata.
The present embodiment pin can correctly be judged the correctness of the data in the employed internal memory of objective chip by generating the ECC check code in advance and carrying out the ECC verification according to data and this ECC check code when the verification.Compared with prior art, overcome the defective that objective chip hardware is not supported the ECC verifying function, whether the data that can in time detect in the employed internal memory of objective chip are destroyed, and it is protected, improved the reliability of data.Internally deposit into capable piecemeal storage and ECC verification, can save the shared precious resources of ECC verification, improved efficient and practicality.
Embodiment 2
Referring to Fig. 4, the embodiment of the invention also provides a kind of device of checking data, specifically comprises:
Processing module is used to generate the check code of the bug check and the correction of data to be verified, and data storage is in the employed internal memory of objective chip; The employed internal memory of objective chip and objective chip all is arranged in described device in the present embodiment;
Memory module is used for the check code that the stores processor module generates;
The verification module is used for the check code according to data and memory module storage, and data are carried out bug check and corrected verification.
Further, verification module specifically comprises:
Reading unit is used for regularly from the internal memory reading of data, or when using data, reading of data from internal memory also is used to read the check code of memory module storage;
Verification unit is used for the data and the check code that read according to reading unit, and data are carried out bug check and entangled verification.
Further, said apparatus also comprises:
Divide module, be used for the employed internal memory of objective chip is divided at least one;
Data memory module is used for data storage to be verified at the piece of dividing Module Division;
Logging modle is used for data memory module is stored the state recording of piece of data for using;
Correspondingly, verification module specifically comprises:
Inspection unit is used to check the state of the piece of dividing Module Division;
Verification unit is used for checking out at least one state when using when inspection unit, and the piece of reading state for having used carries out bug check and correct verification data according to the check code of data of storing in this piece and memory module storage.
Further, said apparatus also comprises:
Correct module, be used for when the calibration mode block check goes out error in data, data being corrected or alarming processing.
Present embodiment can correctly be judged the correctness of the data in the employed internal memory of objective chip by generating the ECC check code in advance and carrying out the ECC verification according to data and this ECC check code when the verification.Compared with prior art, overcome the defective that objective chip hardware is not supported the ECC verifying function, whether the data that can in time detect in the employed internal memory of objective chip are destroyed, and it is protected, improved the reliability of data.
The embodiment of the invention can utilize software to realize, corresponding software can be stored in the storage medium that can read, in chip or internal memory.
Below only be preferred embodiment of the present invention, or not within the spirit and principles in the present invention not all in order to restriction the present invention, any modification of being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (9)
1. the method for a checking data is characterized in that, described method comprises:
CPU generates the bug check of data to be verified and the check code of correction, and described data storage is in the employed internal memory of objective chip;
Store described check code;
CPU carries out bug check and corrects verification described data according to described data and check code.
2. the method for checking data according to claim 1 is characterized in that, the described check code of described storage is specially:
Described check code is stored in the employed internal memory of CPU, perhaps described check code is stored in the employed internal memory of described objective chip.
3. the method for checking data according to claim 1 is characterized in that, described CPU carries out bug check and corrects verification described data according to described data and check code, is specially:
Regularly read described data and check code, described data are carried out bug check and corrected verification;
Or when using described data, read described data and described check code, described data are carried out bug check and corrected verification.
4. the method for checking data according to claim 3 is characterized in that, before the bug check of the data that described CPU generation is to be verified and the check code of correction, also comprises:
The employed internal memory of objective chip is divided at least one, and in described, the state of the piece of the described data of recording storage is for using with data storage to be verified;
Correspondingly, described CPU carries out bug check and corrects verification described data according to described data and described check code, specifically comprises:
CPU checks the state of the piece of described division, if for using, then according to the data of storage among described check code and described described data is carried out bug check and is corrected verification.
5. according to the method for the described checking data of arbitrary claim in the claim 1 to 4, it is characterized in that described method also comprises:
When CPU carries out bug check and corrects verification described data according to described data and check code, when finding described error in data, described data are corrected or alarming processing.
6. the device of a checking data is characterized in that, described device comprises:
Processing module is used to generate the check code of the bug check and the correction of data to be verified, and described data storage is in the employed internal memory of objective chip;
Memory module is used to store the check code that described processing module generates;
The verification module is used for according to the data of described internal memory and the check code of described memory module storage described data being carried out bug check and being corrected verification.
7. the device of checking data according to claim 6 is characterized in that, described verification module specifically comprises:
Reading unit is used for regularly reading described data from described internal memory, or when using described data, reads described data from described internal memory, also is used to read the check code of described memory module storage;
Verification unit is used for the data and the check code that read according to described reading unit, and described data are carried out bug check and entangled verification.
8. the device of checking data according to claim 6 is characterized in that, described device also comprises:
Divide module, be used for the employed internal memory of described objective chip is divided at least one;
Data memory module is used for data storage to be verified piece in described division Module Division;
Logging modle is used for described data memory module is stored the state recording of piece of described data for using;
Correspondingly, described verification module specifically comprises:
Inspection unit is used to check the state of the piece of described division Module Division;
Verification unit, be used for checking out that when described inspection unit at least one state is when using, read described state and be the piece that used, described data are carried out bug check and corrected verification according to the data of storage in described and the check code of described memory module storage.
9. according to the device of the described checking data of arbitrary claim in the claim 6 to 8, it is characterized in that described device also comprises:
Correct module, be used for when described calibration mode block check goes out described error in data, described data being corrected or alarming processing.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101609750A CN100562857C (en) | 2007-12-14 | 2007-12-14 | The method and apparatus of checking data |
| PCT/CN2008/073460 WO2009089716A1 (en) | 2007-12-14 | 2008-12-11 | Data checking method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101609750A CN100562857C (en) | 2007-12-14 | 2007-12-14 | The method and apparatus of checking data |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101178675A true CN101178675A (en) | 2008-05-14 |
| CN100562857C CN100562857C (en) | 2009-11-25 |
Family
ID=39404936
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2007101609750A Expired - Fee Related CN100562857C (en) | 2007-12-14 | 2007-12-14 | The method and apparatus of checking data |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN100562857C (en) |
| WO (1) | WO2009089716A1 (en) |
Cited By (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009089716A1 (en) * | 2007-12-14 | 2009-07-23 | Huawei Technologies Co., Ltd. | Data checking method and device |
| CN103019883A (en) * | 2012-12-31 | 2013-04-03 | 华为技术有限公司 | Internal memory error correction method and system |
| CN103198269A (en) * | 2012-01-06 | 2013-07-10 | 上海华虹集成电路有限责任公司 | Anti-failure key storage module |
| CN103246574A (en) * | 2012-02-10 | 2013-08-14 | 阿里巴巴集团控股有限公司 | Verification method and verification device for data accuracy |
| CN103534704A (en) * | 2012-10-31 | 2014-01-22 | 华为技术有限公司 | Method of treatment failure packets, network device and processor |
| CN103577275A (en) * | 2013-10-24 | 2014-02-12 | 华为技术有限公司 | Method, equipment and system for data verification |
| CN105224415A (en) * | 2015-09-25 | 2016-01-06 | 北京奇虎科技有限公司 | For realizing generation method and the device of the code of business task |
| CN105589823A (en) * | 2014-10-22 | 2016-05-18 | 乐视移动智能信息技术（北京）有限公司 | Method, apparatus and circuit for realizing USB (universal serial bus) interface multiplexing MHL (mobile high-definition link) |
| CN106792183A (en) * | 2016-12-16 | 2017-05-31 | 深圳Tcl数字技术有限公司 | The data error-correcting method and system of television set |
| CN106775476A (en) * | 2016-12-19 | 2017-05-31 | 中国人民解放军理工大学 | Mixing memory system and its management method |
| CN108037753A (en) * | 2017-12-15 | 2018-05-15 | 北京经纬恒润科技有限公司 | A kind of data detection method and device |
| CN110825557A (en) * | 2019-04-23 | 2020-02-21 | 上海安路信息科技有限公司 | Storage method and storage system |
| CN111078462A (en) * | 2019-12-26 | 2020-04-28 | 海光信息技术有限公司 | Data checking method and circuit |
| CN111176884A (en) * | 2019-12-30 | 2020-05-19 | 西安智多晶微电子有限公司 | SEC (Security and Security) verification method and device for FPGA (field programmable Gate array) configuration memory |
| CN111443887A (en) * | 2020-03-26 | 2020-07-24 | 京东方科技集团股份有限公司 | Display driving chip and data processing method thereof |
| WO2020192343A1 (en) * | 2019-03-25 | 2020-10-01 | 深圳忆联信息系统有限公司 | Hardware-based end-to-end data protection method and apparatus, and computer device |
| CN111949433A (en) * | 2019-05-15 | 2020-11-17 | 北京兆易创新科技股份有限公司 | Processing method of working parameters of nonvolatile memory, control device and memory |
| CN112164356A (en) * | 2020-09-21 | 2021-01-01 | 昆山龙腾光电股份有限公司 | Error detection method and lighting fixture |
| CN112306410A (en) * | 2020-10-29 | 2021-02-02 | 珠海格力电器股份有限公司 | Data processing method and device for electric energy meter, storage medium and electric energy meter |
| CN112631823A (en) * | 2020-12-30 | 2021-04-09 | 锐捷网络股份有限公司 | File processing method and device |
| CN112804031A (en) * | 2021-04-01 | 2021-05-14 | 广州征安电子科技有限公司 | Data transmission remote terminal system capable of correcting error data |
| CN113868012A (en) * | 2021-08-27 | 2021-12-31 | 山东云海国创云计算装备产业创新中心有限公司 | Method and device for realizing error checking and code correcting functions |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109358981B (en) * | 2018-09-25 | 2022-07-05 | 珠海市杰理科技股份有限公司 | Memory read error correction method, system, computer device, and storage medium |
| CN111158948B (en) * | 2019-12-30 | 2024-04-09 | 深信服科技股份有限公司 | Data storage and verification method and device based on deduplication and storage medium |
| CN112948165B (en) * | 2021-02-26 | 2024-02-13 | 许继集团有限公司 | Relay protection device memory data reliability guarantee method |
| CN114721867A (en) * | 2022-02-14 | 2022-07-08 | 阿里巴巴（中国）有限公司 | Data verification method and system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5459742A (en) * | 1992-06-11 | 1995-10-17 | Quantum Corporation | Solid state disk memory using storage devices with defects |
| CN101060015A (en) * | 2007-05-23 | 2007-10-24 | 北京芯技佳易微电子科技有限公司 | A multi-bit flash memory and its error detection and remedy method |
| CN100562857C (en) * | 2007-12-14 | 2009-11-25 | 华为技术有限公司 | The method and apparatus of checking data |
-
2007
- 2007-12-14 CN CNB2007101609750A patent/CN100562857C/en not_active Expired - Fee Related
-
2008
- 2008-12-11 WO PCT/CN2008/073460 patent/WO2009089716A1/en active Application Filing
Cited By (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009089716A1 (en) * | 2007-12-14 | 2009-07-23 | Huawei Technologies Co., Ltd. | Data checking method and device |
| CN103198269B (en) * | 2012-01-06 | 2017-05-10 | 上海华虹集成电路有限责任公司 | Anti-failure key storage system |
| CN103198269A (en) * | 2012-01-06 | 2013-07-10 | 上海华虹集成电路有限责任公司 | Anti-failure key storage module |
| CN103246574A (en) * | 2012-02-10 | 2013-08-14 | 阿里巴巴集团控股有限公司 | Verification method and verification device for data accuracy |
| CN103246574B (en) * | 2012-02-10 | 2015-11-11 | 阿里巴巴集团控股有限公司 | The method of calibration of data accuracy and device |
| CN103534704A (en) * | 2012-10-31 | 2014-01-22 | 华为技术有限公司 | Method of treatment failure packets, network device and processor |
| CN103019883A (en) * | 2012-12-31 | 2013-04-03 | 华为技术有限公司 | Internal memory error correction method and system |
| CN103019883B (en) * | 2012-12-31 | 2015-08-26 | 华为技术有限公司 | A kind of internal memory error correction and system |
| CN103577275A (en) * | 2013-10-24 | 2014-02-12 | 华为技术有限公司 | Method, equipment and system for data verification |
| WO2015058591A1 (en) * | 2013-10-24 | 2015-04-30 | 华为技术有限公司 | Data checking method, device and system |
| CN105589823A (en) * | 2014-10-22 | 2016-05-18 | 乐视移动智能信息技术（北京）有限公司 | Method, apparatus and circuit for realizing USB (universal serial bus) interface multiplexing MHL (mobile high-definition link) |
| CN105224415B (en) * | 2015-09-25 | 2018-01-09 | 北京奇虎科技有限公司 | For the generation method and device of the code for realizing business task |
| CN105224415A (en) * | 2015-09-25 | 2016-01-06 | 北京奇虎科技有限公司 | For realizing generation method and the device of the code of business task |
| CN106792183A (en) * | 2016-12-16 | 2017-05-31 | 深圳Tcl数字技术有限公司 | The data error-correcting method and system of television set |
| CN106775476A (en) * | 2016-12-19 | 2017-05-31 | 中国人民解放军理工大学 | Mixing memory system and its management method |
| CN108037753A (en) * | 2017-12-15 | 2018-05-15 | 北京经纬恒润科技有限公司 | A kind of data detection method and device |
| CN108037753B (en) * | 2017-12-15 | 2019-10-15 | 北京经纬恒润科技有限公司 | A kind of data detection method and device |
| WO2020192343A1 (en) * | 2019-03-25 | 2020-10-01 | 深圳忆联信息系统有限公司 | Hardware-based end-to-end data protection method and apparatus, and computer device |
| CN110825557A (en) * | 2019-04-23 | 2020-02-21 | 上海安路信息科技有限公司 | Storage method and storage system |
| CN111949433A (en) * | 2019-05-15 | 2020-11-17 | 北京兆易创新科技股份有限公司 | Processing method of working parameters of nonvolatile memory, control device and memory |
| CN111078462A (en) * | 2019-12-26 | 2020-04-28 | 海光信息技术有限公司 | Data checking method and circuit |
| CN111078462B (en) * | 2019-12-26 | 2023-09-22 | 海光信息技术股份有限公司 | Data verification method and circuit |
| CN111176884B (en) * | 2019-12-30 | 2023-05-16 | 西安智多晶微电子有限公司 | SEC (SEC) verification method and device for FPGA (field programmable Gate array) configuration memory |
| CN111176884A (en) * | 2019-12-30 | 2020-05-19 | 西安智多晶微电子有限公司 | SEC (Security and Security) verification method and device for FPGA (field programmable Gate array) configuration memory |
| CN111443887A (en) * | 2020-03-26 | 2020-07-24 | 京东方科技集团股份有限公司 | Display driving chip and data processing method thereof |
| CN112164356A (en) * | 2020-09-21 | 2021-01-01 | 昆山龙腾光电股份有限公司 | Error detection method and lighting fixture |
| CN112306410A (en) * | 2020-10-29 | 2021-02-02 | 珠海格力电器股份有限公司 | Data processing method and device for electric energy meter, storage medium and electric energy meter |
| CN112631823A (en) * | 2020-12-30 | 2021-04-09 | 锐捷网络股份有限公司 | File processing method and device |
| CN112804031A (en) * | 2021-04-01 | 2021-05-14 | 广州征安电子科技有限公司 | Data transmission remote terminal system capable of correcting error data |
| CN112804031B (en) * | 2021-04-01 | 2021-06-22 | 广州征安电子科技有限公司 | Data transmission remote terminal system capable of correcting error data |
| CN113868012A (en) * | 2021-08-27 | 2021-12-31 | 山东云海国创云计算装备产业创新中心有限公司 | Method and device for realizing error checking and code correcting functions |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100562857C (en) | 2009-11-25 |
| WO2009089716A1 (en) | 2009-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100562857C (en) | The method and apparatus of checking data | |
| US9389954B2 (en) | Memory redundancy to replace addresses with multiple errors | |
| EP2095234B1 (en) | Memory system with ecc-unit and further processing arrangement | |
| KR101572038B1 (en) | Correction of errors in a memory array | |
| US8341499B2 (en) | System and method for error detection in a redundant memory system | |
| US7890836B2 (en) | Method and apparatus of cache assisted error detection and correction in memory | |
| CN110352407A (en) | Error Correcting Code memory | |
| CN102904685B (en) | A kind of processing method of hardware table item check errors and device | |
| US20140372838A1 (en) | Bad disk block self-detection method and apparatus, and computer storage medium | |
| JP2006134310A (en) | Memory management method for improving data reliability | |
| US9042191B2 (en) | Self-repairing memory | |
| WO2007097019A1 (en) | Cache controller and cache control method | |
| CN111475327B (en) | Memory system and method of operating the same | |
| AU597140B2 (en) | Efficient address test for large memories | |
| US8949694B2 (en) | Address error detection | |
| US7747926B2 (en) | Methods and apparatus for a memory device with self-healing reference bits | |
| US11030040B2 (en) | Memory device detecting an error in write data during a write operation, memory system including the same, and operating method of memory system | |
| US9529669B2 (en) | Error detection and correction in binary content addressable memory (BCAM) | |
| CN103942119A (en) | Method and device for processing memory errors | |
| US20080077840A1 (en) | Memory system and method for storing and correcting data | |
| CN105575439B (en) | Method for correcting failure of storage unit and memory | |
| US8028221B2 (en) | Error correction and error detection method for reading of stored information data and a storage control unit for the same | |
| CN114203252A (en) | Bad block detection method, device, equipment and storage medium of nonvolatile memory | |
| JP6193112B2 (en) | Memory access control device, memory access control system, memory access control method, and memory access control program | |
| US8595570B1 (en) | Bitline deletion |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091125 Termination date: 20151214 |
|
| EXPY | Termination of patent right or utility model |