CN101093518B - 优化电路设计中的流水线逻辑结构布置的方法和系统 - Google Patents
优化电路设计中的流水线逻辑结构布置的方法和系统 Download PDFInfo
- Publication number
- CN101093518B CN101093518B CN2007101010852A CN200710101085A CN101093518B CN 101093518 B CN101093518 B CN 101093518B CN 2007101010852 A CN2007101010852 A CN 2007101010852A CN 200710101085 A CN200710101085 A CN 200710101085A CN 101093518 B CN101093518 B CN 101093518B
- Authority
- CN
- China
- Prior art keywords
- layout
- qor
- streamline
- circuit design
- logical organization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Architecture (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/425,721 US7496866B2 (en) | 2006-06-22 | 2006-06-22 | Method for optimizing of pipeline structure placement |
US11/425,721 | 2006-06-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101093518A CN101093518A (zh) | 2007-12-26 |
CN101093518B true CN101093518B (zh) | 2010-04-14 |
Family
ID=38874884
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007101010852A Expired - Fee Related CN101093518B (zh) | 2006-06-22 | 2007-04-26 | 优化电路设计中的流水线逻辑结构布置的方法和系统 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7496866B2 (zh) |
CN (1) | CN101093518B (zh) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8918748B1 (en) * | 2012-08-24 | 2014-12-23 | Altera Corporation | M/A for performing automatic latency optimization on system designs for implementation on programmable hardware |
US10192016B2 (en) * | 2017-01-17 | 2019-01-29 | Xilinx, Inc. | Neural network based physical synthesis for circuit designs |
US10572618B2 (en) | 2017-11-28 | 2020-02-25 | International Business Machines Corporation | Enabling automatic staging for nets or net groups with VHDL attributes |
US10558775B2 (en) | 2017-12-20 | 2020-02-11 | International Business Machines Corporation | Memory element graph-based placement in integrated circuit design |
US10810343B2 (en) | 2019-01-14 | 2020-10-20 | Microsoft Technology Licensing, Llc | Mapping software constructs to synchronous digital circuits that do not deadlock |
US11275568B2 (en) | 2019-01-14 | 2022-03-15 | Microsoft Technology Licensing, Llc | Generating a synchronous digital circuit from a source code construct defining a function call |
US11113176B2 (en) | 2019-01-14 | 2021-09-07 | Microsoft Technology Licensing, Llc | Generating a debugging network for a synchronous digital circuit during compilation of program source code |
US11106437B2 (en) | 2019-01-14 | 2021-08-31 | Microsoft Technology Licensing, Llc | Lookup table optimization for programming languages that target synchronous digital circuits |
US11093682B2 (en) * | 2019-01-14 | 2021-08-17 | Microsoft Technology Licensing, Llc | Language and compiler that generate synchronous digital circuits that maintain thread execution order |
US11144286B2 (en) | 2019-01-14 | 2021-10-12 | Microsoft Technology Licensing, Llc | Generating synchronous digital circuits from source code constructs that map to circuit implementations |
US11030367B2 (en) | 2019-09-11 | 2021-06-08 | International Business Machines Corporation | Out-of-context feedback hierarchical large block synthesis (HLBS) optimization |
CN111046513B (zh) * | 2019-11-25 | 2020-08-11 | 河海大学 | 智能综合能源系统供热管网布局优化设计方法 |
JP7449780B2 (ja) * | 2020-06-05 | 2024-03-14 | 株式会社日立製作所 | 管路更新支援装置、及び管路更新支援方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5850537A (en) * | 1994-11-23 | 1998-12-15 | Virtual Machine Works, Inc. | Pipe lined static router and scheduler for configurable logic system performing simultaneous communications and computation |
CN1545026A (zh) * | 2003-11-26 | 2004-11-10 | 中国人民解放军国防科学技术大学 | 依据确定延迟的动态vliw指令调度方法 |
CN1564196A (zh) * | 2004-04-07 | 2005-01-12 | 西安交通大学 | 同步流水算术编码器的vlsi实现方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07319938A (ja) | 1994-05-20 | 1995-12-08 | Hitachi Ltd | 論理設計支援方法 |
US6594814B1 (en) * | 1999-12-29 | 2003-07-15 | National Science Council | Dynamic pipelining approach for high performance circuit design |
JP3759860B2 (ja) * | 2000-06-08 | 2006-03-29 | シャープ株式会社 | 自己同期型のパイプライン制御を採用したデータ駆動型情報処理装置の設計方法 |
US6684373B1 (en) * | 2000-07-20 | 2004-01-27 | Silicon Graphics, Inc. | Optimize global net timing with repeater buffers |
US6588001B1 (en) * | 2000-08-31 | 2003-07-01 | Micron Technology, Inc. | Method for inserting repeater cells in a deep sub-micron design |
JP2003006253A (ja) * | 2001-06-20 | 2003-01-10 | Mitsubishi Electric Corp | ロジック回路設計方法およびその方法をコンピュータに実行させるプログラム |
US7207024B2 (en) * | 2002-09-13 | 2007-04-17 | Cadence Design Sytems, Inc. | Automatic insertion of clocked elements into an electronic design to improve system performance |
US6834378B2 (en) * | 2002-10-03 | 2004-12-21 | International Business Machines Corporation | System on a chip bus with automatic pipeline stage insertion for timing closure |
US7426704B2 (en) * | 2004-05-10 | 2008-09-16 | International Business Machines Corporation | Design verification of highly optimized synchronous pipelines via random simulation driven by critical resource scheduling |
WO2007002799A1 (en) * | 2005-06-29 | 2007-01-04 | Lightspeed Logic, Inc. | Methods and systems for placement |
-
2006
- 2006-06-22 US US11/425,721 patent/US7496866B2/en not_active Expired - Fee Related
-
2007
- 2007-04-26 CN CN2007101010852A patent/CN101093518B/zh not_active Expired - Fee Related
-
2009
- 2009-01-05 US US12/348,380 patent/US8141019B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5850537A (en) * | 1994-11-23 | 1998-12-15 | Virtual Machine Works, Inc. | Pipe lined static router and scheduler for configurable logic system performing simultaneous communications and computation |
CN1545026A (zh) * | 2003-11-26 | 2004-11-10 | 中国人民解放军国防科学技术大学 | 依据确定延迟的动态vliw指令调度方法 |
CN1564196A (zh) * | 2004-04-07 | 2005-01-12 | 西安交通大学 | 同步流水算术编码器的vlsi实现方法 |
Also Published As
Publication number | Publication date |
---|---|
CN101093518A (zh) | 2007-12-26 |
US20070300192A1 (en) | 2007-12-27 |
US8141019B2 (en) | 2012-03-20 |
US20090106711A1 (en) | 2009-04-23 |
US7496866B2 (en) | 2009-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101093518B (zh) | 优化电路设计中的流水线逻辑结构布置的方法和系统 | |
US9940222B2 (en) | System and method for safety-critical software automated requirements-based test case generation | |
US20170124245A1 (en) | Knowledge-based analog layout generator | |
US8924923B2 (en) | Apparatus and method of generating multi-level test case from unified modeling language sequence diagram based on multiple condition control flow graph | |
US20180129771A1 (en) | Design support method, and information processing apparatus | |
US10949599B2 (en) | Overcoming retiming limitations due to initial conditions conflicts | |
US10867093B1 (en) | System and method for an electronic design tool providing automated guidance and interface for circuit design processing | |
WO2015165385A1 (en) | System and Method for Out of Order Multiple Query Execution within Stored Procedure | |
US7984415B1 (en) | Merging of equivalent logic blocks in a circuit design | |
US20130080990A1 (en) | Method of reducing power leakage of integrated circuit | |
CN113791880A (zh) | 一种业务流程的调度方法及系统 | |
JP2000268074A (ja) | 検証プログラム自動生成装置および方法並びにプロパティ自動生成装置および方法 | |
WO2018228528A1 (zh) | 一种批量化电路仿真方法和系统 | |
Oshima et al. | A debugging method for gate level circuit designs by introducing programmability | |
US9104826B2 (en) | Monitoring coverage for static modelling of an electronic device | |
Vinnakota et al. | Determination of the minimum breakpoint set of directional relay networks based on k-trees of the network graphs | |
EP3752918A1 (en) | Method for configuration of an automation system | |
CN104460334B (zh) | 仿真方法以及仿真系统 | |
Hu et al. | Formal equivalence checking between SLM and RTL descriptions | |
Federici et al. | A Model-Based ESL HW/SW Co-Design Framework for Mixed-Criticality Systems | |
CN109214641A (zh) | 一种基于区块链的企业部门资源数字化控制方法和系统 | |
US20230289503A1 (en) | Selection of full or incremental implementation flows in processing circuit designs | |
Flaisher et al. | Case study: Integrating FV and DV in the Verification of the Intel® Core^{TM} 2 Duo Microprocessor | |
Andrade et al. | Toward systematic conveying of architecture design knowledge for self-adaptive systems | |
Papaefstathiou | IoT design course using open-source tools |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171127 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171127 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100414 Termination date: 20190426 |