CN101083136A - 非易失性可编程逻辑电路架构 - Google Patents
非易失性可编程逻辑电路架构 Download PDFInfo
- Publication number
- CN101083136A CN101083136A CN 200710049237 CN200710049237A CN101083136A CN 101083136 A CN101083136 A CN 101083136A CN 200710049237 CN200710049237 CN 200710049237 CN 200710049237 A CN200710049237 A CN 200710049237A CN 101083136 A CN101083136 A CN 101083136A
- Authority
- CN
- China
- Prior art keywords
- logical block
- programmable logic
- volatile
- logic circuit
- circuit structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Logic Circuits (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100492379A CN100492538C (zh) | 2007-06-04 | 2007-06-04 | 非易失性可编程逻辑电路架构 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100492379A CN100492538C (zh) | 2007-06-04 | 2007-06-04 | 非易失性可编程逻辑电路架构 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101083136A true CN101083136A (zh) | 2007-12-05 |
CN100492538C CN100492538C (zh) | 2009-05-27 |
Family
ID=38912610
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007100492379A Active CN100492538C (zh) | 2007-06-04 | 2007-06-04 | 非易失性可编程逻辑电路架构 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100492538C (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102081686A (zh) * | 2010-12-21 | 2011-06-01 | 上海集成电路研发中心有限公司 | Mos晶体管工艺角spice模型的建模方法 |
CN103811051B (zh) * | 2014-02-17 | 2017-01-11 | 上海新储集成电路有限公司 | 一种分层存储器阵列及其工作方法 |
-
2007
- 2007-06-04 CN CNB2007100492379A patent/CN100492538C/zh active Active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102081686A (zh) * | 2010-12-21 | 2011-06-01 | 上海集成电路研发中心有限公司 | Mos晶体管工艺角spice模型的建模方法 |
CN102081686B (zh) * | 2010-12-21 | 2016-04-27 | 上海集成电路研发中心有限公司 | Mos晶体管工艺角spice模型的建模方法 |
CN103811051B (zh) * | 2014-02-17 | 2017-01-11 | 上海新储集成电路有限公司 | 一种分层存储器阵列及其工作方法 |
Also Published As
Publication number | Publication date |
---|---|
CN100492538C (zh) | 2009-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10826499B2 (en) | System level interconnect with programmable switching | |
US7477072B1 (en) | Circuit for and method of enabling partial reconfiguration of a device having programmable logic | |
US7463056B1 (en) | Writeable shift register lookup table in FPGA with SRAM memory cells in lookup table reprogrammed by writing after initial configuration | |
US7864620B1 (en) | Partially reconfigurable memory cell arrays | |
US9438243B2 (en) | Programmable logic circuit and nonvolatile FPGA | |
CN104240766A (zh) | 移位寄存器单元及栅极驱动装置 | |
US9729155B2 (en) | Field programmable gate array utilizing two-terminal non-volatile memory | |
JP2006351165A (ja) | ブートストラップ回路並びにこれを用いたシフトレジスタ、走査回路及び表示装置 | |
EP2243220A1 (en) | A circuit for and method of minimizing power consumption in an integrated circuit device | |
CN102176673A (zh) | 4输入查找表、fpga逻辑单元和fpga逻辑块 | |
CN100492538C (zh) | 非易失性可编程逻辑电路架构 | |
US8988104B2 (en) | Multiple-time configurable non-volatile look-up-table | |
US20080204073A1 (en) | Redundant configuration memory systems and methods | |
US20150311898A1 (en) | Spare gate cell for integrated circuit | |
TW200837765A (en) | Low voltage column decoder sharing a memory array p-well | |
US7411412B2 (en) | Semiconductor integrated circuit | |
CN101114522B (zh) | 非易失性存储器设备和处理从存储单元读取的数据的方法 | |
US6337829B1 (en) | Semiconductor memory device and method for repairing thereof | |
US8890570B2 (en) | Switch block circuit in field programmable gate array | |
CN106409342A (zh) | 面积高效的多位触发器拓扑 | |
CN102034523A (zh) | 半导体存储装置和减少半导体存储装置芯片面积的方法 | |
CN104123963B (zh) | 一种用低压晶体管实现的电平转换器 | |
CN105453436A (zh) | 可重构逻辑器件 | |
CN104318957B (zh) | 一种电平转换器 | |
US11043263B1 (en) | Low offset and enhanced write margin for stacked fabric dies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: CHENGDU SINO MICROELECTRONICS TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: CHENGDU SINO MICROELECTRONICS SYSTEM CO., LTD. Effective date: 20110914 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20110914 Address after: High tech Zone Gaopeng road in Chengdu city of Sichuan province 610054 No. 11 High-tech Industrial Park building D Patentee after: Chengdu Sino Microelectronics Technology Co., Ltd. Address before: High tech Zone Gaopeng road in Chengdu city of Sichuan province 610054 No. 11 High-tech Industrial Park building D Patentee before: Chengdu Sino Microelectronics System Co., Ltd. |
|
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: No. 2201 and 2301, floor 22-23, building 1, No. 1800, middle section of Yizhou Avenue, high tech Zone, China (Sichuan) pilot Free Trade Zone, Chengdu, Sichuan 610041 Patentee after: Chengdu Hua Microelectronics Technology Co.,Ltd. Address before: High tech Zone Gaopeng road in Chengdu city of Sichuan province 610054 No. 11 High-tech Industrial Park building D Patentee before: CHENGDU SINO MICROELECTRONICS TECHNOLOGY Co.,Ltd. |