CN101067972B - Memory error-detecting and error-correcting coding circuit and method for reading and writing data utilizing the same - Google Patents
Memory error-detecting and error-correcting coding circuit and method for reading and writing data utilizing the same Download PDFInfo
- Publication number
- CN101067972B CN101067972B CN2007100986025A CN200710098602A CN101067972B CN 101067972 B CN101067972 B CN 101067972B CN 2007100986025 A CN2007100986025 A CN 2007100986025A CN 200710098602 A CN200710098602 A CN 200710098602A CN 101067972 B CN101067972 B CN 101067972B
- Authority
- CN
- China
- Prior art keywords
- data
- bit
- circuit
- error
- xor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 65
- 238000012937 correction Methods 0.000 claims abstract description 79
- 239000011159 matrix material Substances 0.000 claims abstract description 71
- 238000003860 storage Methods 0.000 claims abstract description 14
- 230000005540 biological transmission Effects 0.000 claims abstract description 11
- 208000011580 syndromic disease Diseases 0.000 claims description 31
- 238000007689 inspection Methods 0.000 claims description 14
- 239000000284 extract Substances 0.000 claims description 11
- 238000000605 extraction Methods 0.000 claims description 8
- 230000014759 maintenance of location Effects 0.000 abstract 1
- 238000013461 design Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 4
- 241001269238 Data Species 0.000 description 3
- 230000002950 deficient Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 230000005039 memory span Effects 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- JJWKPURADFRFRB-UHFFFAOYSA-N carbonyl sulfide Chemical compound O=C=S JJWKPURADFRFRB-UHFFFAOYSA-N 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000001915 proofreading effect Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Landscapes
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Error Detection And Correction (AREA)
Abstract
This invention relates to an error-check and error-correction code circuit for storages and a method for reading and writing data by it taking matrix G as a logic core including: a decoding process and a coding process and a method for writing in data by this method. Apart from a decoding process and an error correction process, it also includes a coding process, and finally puts forward an error check and correction and coding circuit for realizing said two methods including a decoder, an error-correction circuit, a coding circuit, an interface circuit and related data transmission circuit so as to simplify layout of bottom circuit and speed up operation speed of circuits.
Description
Technical field
What the present invention relates to is the implementation method of ECC in a kind of memory device; What be particularly related to is the method for read data EDC error detection and correction from storer; And the disposal route of utilizing the write memory data of said method realization, be to realize above-mentioned two kinds of pairing circuit structures of method at last.
Background technology
Along with development of integrated circuits, storage unit will occupy the chip area of the overwhelming majority.Memory property is very big to the performance impact of chip, therefore needs to guarantee the hundred-percent accuracy of storage data.But any storer all faces the challenge of reliability and yield rate, reduces along with the increase of integration density such as signal to noise ratio (S/N ratio); The soft error that cosmic rays causes storage unit; The deviation of technology and the defective of material cause the storer yield rate to reduce or the like.Therefore need a kind of effective method to address these problems.
ECC (Error Checking and Correcting) is the implication of bug check and correction.When data mistake of storage unit generation, this mistake will found and locate to the ECC circuit, carries out corresponding error correction then.It not only simply is used for correcting the hard error that produces in the soft failure that caused by ray and the manufacture process, also is used for correcting the mistake of other form.Such as: ecological deterioration (voltage fluctuation, temperature raises) causes error in data; The technology disturbance causes that parameter changes, and causes the read-write failure; Some other random error etc.
Existing ECC method great majority are not done optimization to the G matrix; Redundant data is not done to simplify and handle; When process more and more hour, this pretreated ECC circuit produces without the upper strata " spinoff " just highlights---complicated circuit is huge, and the line area occupied is too big; Redundant bit takies too much memory span, thereby causes circuit delay big, influences speed.
The integrated level of chip is increasingly high; The area of memory module is increasing, and ECC is faced with and how improves encoding rate and make check bit take memory span less, how to simplify peripheral logical circuit when device size reaches deep-submicron, accelerate challenges such as circuit speed.
For solving the defective of above-mentioned existence, the disclosed technical scheme of the present invention that creator of the present invention obtains through long term studies and test finally.
Summary of the invention
The objective of the invention is to, a kind of memory error-detecting and error-correcting coding circuit is provided and utilizes its method that reads and writes data, thus the placement-and-routing that realizes simplifying the bottom circuit, and travelling speed, the coding circuit simplification degree that adds fast-circuit is obvious, encoding rate improves greatly.
For realizing above-mentioned purpose, the technical scheme that the present invention adopts is that a kind of bug check and error correction method from the memory read data at first is provided, and it step that comprises is:
Step a1: decode procedure, the step that wherein said decode procedure comprises is:
Step a11: from storage unit, take out data bit and check bit; Calculate syndrome according to the H matrix, described H matrix is that G matrix and unit matrix are formed, and the figure place of said data bit is corresponding with G matrix column number; The figure place of check bit is corresponding with the columns of unit matrix; Wherein the G matrix is divided into two parts up and down, and one of them part is at a distance from four correlative characters that repeat row, and phase ortho position correlative character is different; Per four the phase ortho positions of another part are one group, have identical correlative character, but correlative character is different between every group, and syndrome has a correlativity for each data bit and check bit in the H matrix data are carried out the value of XOR;
Step a12: the data bit of taking-up and check bit be according to G matrix correlation property characteristic, and through the control of address information, taking-up needs 1 bit data of error correction from per four row, and these data and check bit and said syndrome are entered into error correction procedure together;
Step a2: error correction procedure, it step that comprises is:
Step a21: find out the data that extract in the data bit of from storer, reading and the error bit in the check bit according to syndrome, and correct the logical value of this error bit, obtain correct check bit sum data bit;
Step a22: output correct data position and check bit;
Next provides a kind of and writes the method for data to storer, and it has utilized above-mentioned bug check and error correction method from the memory read data to realize that it step that comprises is:
Step b1: decode procedure, the step that wherein said decode procedure comprises is:
Step b11: from storage unit, take out data bit and check bit; Calculate syndrome according to the H matrix, described H matrix is that G matrix and unit matrix are formed, and the figure place of said data bit is corresponding with G matrix column number; The figure place of check bit is corresponding with the figure place of unit matrix; Wherein the G matrix is divided into two parts up and down, and one of them part is at a distance from four correlative characters that repeat row, and phase ortho position correlative character is different; Per four the phase ortho positions of another part are one group, have identical correlative character, but correlative character is different between every group;
Step b12: the data bit and the check bit of taking-up are given interface circuit, through the control of address information, from every four figures certificate, take out corresponding 1 bit data, and these data and check bit are entered into error correction procedure together;
Step b2: error correction procedure, it step that comprises is:
Step b21: find out the data that extract in the data bit of from storer, reading and the error bit in the check bit according to syndrome, and correct the value of this error bit, the check bit sum data bit after obtaining to proofread and correct;
Step b22: the check bit sum data bit behind the output calibration;
Step b3: cataloged procedure, the step that wherein said decode procedure comprises is:
Step b31: carry out XOR with the data of input and the data bit behind the above-mentioned steps b22 output calibration, obtain the logical value of new data; Again according to correlative character in the G matrix, the control through address information produces new check bit to logical value and former check bit XOR with data of correlativity, exports and gives storer;
Step b32: according to address information, the former data bit corresponding positions that from storer, reads is replaced to the data bit of input, produce new data and deposit in the storer;
A kind of memory error inspection and error correcting code circuitry are provided at last, and it comprises:
One demoder, the data and the check bit that have correlativity in its unit matrix with data matrix and check bit of being connected with storer are picked out, and again they are carried out XOR, obtain syndrome;
One error correction circuit is located the error bit of from storer, taking out data according to syndrome, and its logical value of overturning, proper data after the acquisition error correction;
One scrambler, it links to each other with described storer and error correction circuit is connected, and takes out and passes through the data of error correction the data of input with from storer and carry out XOR, obtains the logical value of new data; Again according to correlative character in the said G matrix, the control through address information produces new check bit to logical value and former check bit XOR with data of correlativity, exports and gives storer;
One interface circuit; It links to each other with described storer and error correction circuit is connected; Have a plurality of MUXs; Acquisition is data bit stored in storer, and confirms that according to address information extraction the figure place data to error correction circuit, obtain the check bit of in memory device, taking out simultaneously and pass to error correction circuit by definite figure place; Also comprise a plurality of transmission gates and be transfused to data and replace, and deposit storer in according to one in the former definite figure place of address Information Selection;
Preferable; Described demoder comprises: the XOR by XOR gate is formed is set and the XOR contrast circuit; The result who sets generation through XOR inputs to the XOR contrast circuit respectively with the check bit that is associated and carries out XOR, exports said syndrome from the XOR contrast circuit.
Preferable; It comprises a MUX, a plurality of splicing circuit described error correction circuit; And with the correction module of described splicing circuit equivalent; The output terminal of described MUX links to each other with a plurality of splicing circuit respectively, and described each splicing circuit links to each other with a correction module respectively;
Preferable; It comprises a plurality of XOR circuits and a plurality of selection control circuit described scrambler; Wherein the output terminal of an XOR circuit selects control circuit to link to each other with each respectively, and described selection control circuit links to each other with one 1 XOR circuits respectively;
Preferable, the extraction circuit that extracts the error correction data position in the described interface circuit comprises a plurality of MUXs, and the input end of each MUX obtains the data bit and the address bit signal of taking-up respectively, output be the data that extract;
Preferable, the circuit of putting back to of replacement input data bit comprises a plurality of transmission circuits in the described interface circuit, each transmission circuit obtains the data bit of taking-up, the data bit and the address bit signal of input respectively, is output as the new data through replacement;
Preferable, described selection control circuit is two types, and first kind of described selection control circuit of at least two groups is to be formed by connecting an XOR circuit and a MUX, and described MUX selects circuit to link to each other with an address signal; Another kind of described selection control circuit is to be formed by connecting an XOR circuit and an AND.
Description of drawings
Fig. 1 is that the present invention is from the bug check of memory read data and the flow chart of steps of error correction method;
Fig. 2 is the structural representation of the present invention with the H matrix of 4 input data instances;
Fig. 3 writes the flow chart of steps of the method for data to storer for the present invention;
Fig. 4 is the structural representation of memory error inspection error correcting code circuitry of the present invention;
Fig. 5 is decoding circuit structural representation in the memory error inspection error correcting code circuitry of the present invention;
Fig. 6 is error correction circuit structural representation in the memory error inspection error correcting code circuitry of the present invention;
Fig. 7 is coder structure synoptic diagram in the memory error inspection error correcting code circuitry of the present invention;
Fig. 8 A, Fig. 8 B are the structural representation of first kind of selection control circuit of the present invention;
Fig. 9 A to 9C is the structural representation of second kind of selection control circuit of the present invention;
Figure 10 is for extracting the illustrative view of functional configuration of error correction data position in the interface circuit of the present invention;
Figure 11 is the illustrative view of functional configuration of replacement input data bit in the interface circuit of the present invention.
Embodiment
Below in conjunction with accompanying drawing, do more detailed explanation with other technical characterictic and advantage to the present invention is above-mentioned.
Concrete disclosed method of embodiment of the present invention and circuit structure, the stored data bit number of pairing verification is 4;
See also shown in Figure 1ly, it for the present invention from the bug check of memory read data and it step that comprises of flow chart of steps of error correction method is:
Step a1: decode procedure, the step that wherein said decode procedure comprises is:
Step a11: from storage unit, take out data bit and check bit, calculate syndrome according to the H matrix;
Step a12: the data bit of taking-up and check bit be according to G matrix correlation property characteristic, and through the control of address information, taking-up needs 1 bit data of error correction from per four row, and these data and check bit and said syndrome are sent to error correction procedure together;
Step a2: error correction procedure, it step that comprises is:
Step a21: find out the data that extract in the data bit of from storer, reading and the error bit in the check bit according to syndrome, and correct the logical value of this error bit, obtain correct check bit sum data bit;
Step a22: output correct data position and check bit;
Wherein, described H matrix is that G matrix and unit matrix are formed, and sees also shown in Figure 2ly, and it is the structural representation of the present invention with the H matrix of 4 input data instances, and the characteristics of said H matrix are, and: d15～d0 is 16 bit data positions, and c4～c0 is 5 bit check positions.The G matrix is divided into two parts up and down, the first half characteristics: at a distance from four correlative characters that repeat row, phase ortho position correlative character is different; The latter half characteristics: per four phase ortho positions are one group, have identical correlative character, but correlative character is different between every group; Syndrome has a correlativity for each data bit and check bit in the H matrix data are carried out the value of XOR, and promptly formula is: Syndrome=d1^d2^......^d15^c0^c1^......^c4; Above-mentioned steps is taken out data bit and check bit common (16+5) position from storage unit like this, and the correct check bit sum data bit that error correction procedure obtains is respectively 5 and 4; The rule of " 1 " of expression correlativity has determined the area, time-delay, placement-and-routing of bottom circuit etc. in the G matrix; Especially when storer inputoutput data position is more, big many of the optimization degree that the design of upper strata thought produces circuit than the design of bottom hardware.
See also shown in Figure 3ly, its present invention writes the flow chart of steps of the method for data to storer; In fact it also adds cataloged procedure except the process of the inspection error correction that comprised above-mentioned reading of data, and it complete step that comprises is:
Step b1: decode procedure, the step that wherein said decode procedure comprises is:
Step b11: from storage unit, take out data bit and check bit; Calculate syndrome according to the H matrix, described H matrix is that G matrix and unit matrix are formed, and the figure place of said data bit is corresponding with G matrix column number; The figure place of check bit is corresponding with the figure place of unit matrix; Wherein the G matrix is divided into two parts up and down, and one of them part is at a distance from four correlative characters that repeat row, and phase ortho position correlative character is different; Per four the phase ortho positions of another part are one group, have identical correlative character, but correlative character is different between every group;
Step b12: the data bit and the check bit of taking-up are given interface circuit, through the control of address information, from every four figures certificate, take out corresponding 1 bit data, and these data and check bit are sent to error correction procedure together;
Step b2: error correction procedure, it step that comprises is:
Step b21: find out the data that extract in the data bit of from storer, reading and the error bit in the check bit according to syndrome, and correct the value of this error bit, the check bit sum data bit after obtaining to proofread and correct;
Step b22: the check bit sum data bit behind the output calibration;
Step b3: cataloged procedure, comprising step be:
Step b31: carry out XOR with the data of input and the data bit behind the above-mentioned steps b22 output calibration, obtain the logical value of new data; Again according to correlative character in the G matrix, the control through address information produces new check bit to logical value and former check bit XOR with data of correlativity, exports and gives storer;
Step b32: according to address information, the former data corresponding positions that from storer, reads is replaced to the data of input, produce new data and deposit in the storer;
For realizing above-mentioned two kinds of methods; Creator of the present invention provides a kind of memory error inspection and error correcting code circuitry; See also shown in Figure 4ly, it comprises: a demoder 1, an error correction circuit 2, a scrambler 3, an interface circuit 4 and corresponding data transmission link; Wherein, described demoder 1 is connected with storer, and the data and the check bit that have correlativity in the unit matrix with data matrix and check bit are picked out, and again they are carried out XOR, obtain syndrome;
Described error correction circuit 2 is located the error bit of from storer, taking out data according to syndrome, and its logical value of overturning, proper data after the acquisition error correction;
Described scrambler 3 links to each other with described storer and error correction circuit 2 is connected, and takes out and passes through the data of error correction the data of input with from storer and carry out XOR, obtains the logical value of new data; Again according to correlative character in the said G matrix, the control through address information produces new check bit to logical value and former check bit XOR with data of correlativity, exports and gives storer;
Described interface circuit 4 links to each other with described storer and error correction circuit 2 is connected; Have four MUXs; Acquisition is data bit stored in storer; And, obtain the check bit of in memory device, taking out simultaneously and pass to error correction circuit 2 by confirming that figure place confirms that according to address information extraction the data of figure place give error correction circuit 2; Also comprise four transmission gates and be transfused to data and replace, and deposit storer in according to one in the former definite figure place of address Information Selection;
See also shown in Figure 5; It is a decoding circuit structural representation of the present invention; XOR tree 12 and XOR contrast circuit 11 that it is made up of XOR gate; The result who sets 12 generations through XOR inputs to XOR contrast circuit 11 respectively with the check bit that is associated and carries out XOR, from the said syndrome of XOR contrast circuit 11 outputs; The process that realizes is that the unit matrix of data matrix and check bit is picked out data and check bit with correlativity, again they is carried out XOR, obtains syndrome.
See also shown in Figure 6; It is an error correction circuit structural representation of the present invention; It comprises a MUX 21, four splicing circuit 221,222,223,224; And with the correction module 231,232,233,234 of described splicing circuit equivalent, the output terminal of described MUX 21 links to each other with four splicing circuit 221,222,223,224 respectively, described each splice circuit and link to each other with a correction module respectively; It is the design rule according to the G matrix; Error correction circuit 2 can obtain simplifying and be divided into syndrome the first half circuit and the latter half circuit like this; Thereby 4 data of from storer, taking out are carried out error correction, and correction module 231,232,233,234 is according to its logical value of misdata bit flipping of syndrome location.
See also shown in Figure 7; It is the structural representation of coding circuit; It comprises six XOR circuits 31 and five selection control circuits 32; Wherein the output terminal of an XOR circuit 310 selects control circuit 32 to link to each other with each respectively, and described selection control circuit 321,322,323,324,325 links to each other with one 1 XOR circuits 311,312,313,314,315 respectively; Through appropriate design to coding circuit 3; The method of extracted data raising reliability can not have influence on the speed of integrated circuit; The access of its suitable multi-bit certificate, and the many more advantages that embody more of data bits---coding circuit simplification degree is more obvious, encoding rate improves greatly.Its course of work is following:
At first, carry out the logical value that XOR obtains 4 new bit data to 4 bit data of input and every good of 4 bit data of correction, the data bit that changes is logical value 1 certainly;
Secondly, these as a result which be used for and proofread and correct after check bit carry out XOR to obtain new check bit, depend on correlative character corresponding in the G matrix, and control through the address and to realize.The new data and the former check bit XOR that possess correlativity obtain adapting to the new 5 bit check positions of importing 4 bit data; Principle is: the data bit that changes has become logical value 1 through first step; If it is relevant in this row; Then get into and the XOR of former check bit, thereby determine the logical value of new check bit.In conjunction with Fig. 2, select control circuit according to the corresponding data that extracted in G matrix first row, take out data through the control of address information with correlativity; Addr [1:0]=11 for example, then address selection control circuit 0 is first taking-up that " 1 " is arranged in the corresponding G matrix in four groups, and the C0 after flowing to XOR gate and proofreading and correct carries out XOR, obtains new C0.
Consult Fig. 8 A to Fig. 9 C, it is respectively in the scrambler two kinds of different structure circuit diagrams in five selection control circuits, and they all are that correlativity according to the G matrix of Fig. 2 designs, and accomplish the XOR of the correlation data of corresponding C0 to C5.Wherein Fig. 8 A and Fig. 8 B are respectively first kind of described selection control circuit, and it is to be formed by connecting an XOR circuit and a MUX, and described MUX selects circuit to link to each other with an address signal; First type the selection control circuit 321 that Fig. 8 A is corresponding, it accomplishes the XOR of the correlation data of corresponding C0 through XOR circuit 3211; The position of Addr [1] expression data is if first or second, and is relevant between the data; Then the XOR result of data sees off through MUX 3212; Corresponding another first type the selection control circuit 322 of Fig. 8 B, it accomplishes the XOR of the correlation data of corresponding C1 through XOR circuit 3221; The position of Addr [0] expression data is if first or the 3rd, and is relevant between the data; Then the XOR result of data sees off through MUX 3222.
See also shown in Fig. 9 A to Fig. 9 C, it is the structural representation of second kind of described selection control circuit, and it is to be formed by connecting an XOR circuit and an AND; The selection control circuit 323 that Fig. 9 A is corresponding is accomplished the XOR of the correlation data of corresponding C2; Data dependence according to the correspondence of C2 shown in Figure 2 is fixed; Do not need address selection; With AND 3231 incoherent data mask is fallen, all the other related datas are carried out XOR through XOR circuit 3232, and the result directly sees off; The selection control circuit 324 that Fig. 9 B is corresponding is accomplished the XOR of the correlation data of corresponding C3; Data dependence according to the correspondence of C3 shown in Figure 2 is fixed; Do not need address selection; With AND 3241 incoherent data mask is fallen, all the other related datas are carried out XOR through XOR circuit 3242, and the result directly sees off; The selection control circuit 325 that Fig. 9 C is corresponding is accomplished the XOR of the correlation data of corresponding C4; Data dependence according to the correspondence of C4 shown in Figure 2 is fixed; Do not need address selection; With AND 3251 incoherent data mask is fallen, all the other related datas are carried out XOR through XOR circuit 3252 equally, and the result directly sees off.
The present invention adopts the design of extracted data position mainly in order when improving the error correction probability, to improve encoding rate and to improve coding circuit speed; Because ECC can only entangle 1 bit-errors; In order to prevent that the device extent of damage from causing several adjacent situation about all making a mistake greatly; Original data are carried out error correction in the present invention adopts this " extraction " storer; The probability that the data of following two extractions of then above-mentioned situation make a mistake simultaneously is very little, so correct the reliability that 1 bit-errors just can greatly improve the storage data.See also shown in Figure 10; It is for extracting the illustrative view of functional configuration of error correction data position in the interface circuit of the present invention; It comprises four 4 and selects 1 MUX 41; The input end of each MUX 411,412,413,414 obtains the data bit and the address bit signal of taking-up respectively, output be the data that extract; It is accomplished from per four data according to corresponding 1 bit data of address Information Selection to be directed to present embodiment, and as the correction data that is replaced data/output, the data of this 4 bit extraction and 5 bit check positions will be delivered to error correction circuit 2 and proofread and correct.
See also shown in Figure 11; It is the illustrative view of functional configuration of replacement input data bit in the interface circuit of the present invention; It comprises four transmission circuits 42; Each transmission circuit 421,422,423,424 obtains the data bit of taking-up, the data bit and the address bit signal of input respectively, is output as the new data through replacement; It replaces to the input data bit according to 1 in the former four figures certificate of address Information Selection to be directed to present embodiment; All the other positions still keep former data, and this has just accomplished data " insertion ", and output data is as in the 16 new bit data write stories.
In sum, of the present invention three big characteristics:
1 pair of multidata coding can improve code check, reduces the ratio that the ECC technology increases chip area, reduces cost;
The problem that 2 increase code checks bring is exactly caused coding and error correction circuit huge, and for head it off, another innovation place of the present invention is exactly to have simplified coding circuit, does not promptly carry out the coding of total data, only utilizes insertion data and check bit to accomplish;
3 have simplified error correction circuit; Each read-write operation process to storage unit; Only needing that those data of being chosen in the multidata are carried out error correction gets final product; Because coding circuit is used check bit, we also need the multidata corresponding check bit is carried out error correction, to guarantee that the check bit of using in the coding circuit is a proper data.
The above is merely preferred embodiment of the present invention, only is illustrative for the purpose of the present invention, and nonrestrictive.Those skilled in the art is understood, and in spirit that claim of the present invention limited and scope, can carry out many changes to it, revise, in addition equivalent, but all will fall in protection scope of the present invention.
Claims (9)
1. bug check and error correction method from memory read data is characterized in that, it step that comprises is:
Step a1: decode procedure, the step that wherein said decode procedure comprises is:
Step a11: from storage unit, take out data bit and check bit; Calculate syndrome according to the H matrix, described H matrix is that G matrix and unit matrix are formed, and the figure place of said data bit is corresponding with G matrix column number; The figure place of check bit is corresponding with the columns of unit matrix; Wherein the G matrix is divided into two parts up and down, and one of them part is at a distance from four correlative characters that repeat row, and phase ortho position correlative character is different; Per four the phase ortho positions of another part are one group, have identical correlative character, but correlative character is different between every group, and syndrome has a correlativity for each data bit and check bit in the H matrix data are carried out the value of XOR;
Step a12: the data bit of taking-up and check bit be according to G matrix correlation property characteristic, and through the control of address information, taking-up needs 1 bit data of error correction from per four row, and these data and check bit and said syndrome are entered into error correction procedure together;
Step a2: error correction procedure, it step that comprises is:
Step a21: find out the data that from data bit, extract of from storer, reading and the error bit in the check bit according to syndrome, and the logical value of this error bit of error correction, obtain correct check bit sum data bit;
Step a22: output correct data position and check bit.
2. one kind writes the method for data to storer, it is characterized in that it step that comprises is:
Step b1: decode procedure, the step that wherein said decode procedure comprises is:
Step b11: from storage unit, take out data bit and check bit; Calculate syndrome according to the H matrix, described H matrix is that G matrix and unit matrix are formed, and the figure place of said data bit is corresponding with G matrix column number; The figure place of check bit is corresponding with the figure place of unit matrix; Wherein the G matrix is divided into two parts up and down, and one of them part is at a distance from four correlative characters that repeat row, and phase ortho position correlative character is different; Per four the phase ortho positions of another part are one group, have identical correlative character, but correlative character is different between every group;
Step b12: the data bit and the check bit of taking-up are given interface circuit, through the control of address information, from every four figures certificate, take out corresponding 1 bit data, and these data and check bit are entered into error correction procedure together;
Step b2: error correction procedure, it step that comprises is:
Step b21: find out the data that extract in the data bit of from storer, reading and the error bit in the check bit according to syndrome, and the value of this error bit of error correction, the check bit sum data bit after obtaining to proofread and correct;
Step b22: the check bit sum data bit behind the output calibration;
Step b3: cataloged procedure, comprising step be:
Step b31: carry out XOR with the data of input and the data bit behind the above-mentioned steps b22 output calibration, obtain the logical value of new data; Again according to correlative character in the G matrix, the control through address information produces new check bit to logical value and former check bit XOR with data of correlativity, exports and gives storer;
Step b32: according to address information, the former data bit corresponding positions that from storer, reads is replaced to the data bit of input, produce new data and deposit in the storer.
3. memory error inspection and error correcting code circuitry is characterized in that it comprises:
One demoder, the data and the check bit that have correlativity in its unit matrix with data matrix and check bit of being connected with storer are picked out, and again they are carried out XOR, obtain syndrome;
One error correction circuit is located the error bit of from storer, taking out data according to syndrome, and its logical value of overturning, proper data after the acquisition error correction;
One scrambler, it links to each other with described storer and error correction circuit is connected, and takes out and passes through the data of error correction the data of input with from storer and carry out XOR, obtains the logical value of new data; Again according to correlative character in the said G matrix, the control through address information produces new check bit to logical value and former check bit XOR with data of correlativity, exports and gives storer;
One interface circuit; It links to each other with described storer and error correction circuit is connected; Have a plurality of MUXs; Acquisition is data bit stored in storer, and confirms that according to address information extraction the figure place data to error correction circuit, obtain the check bit of in memory device, taking out simultaneously and pass to error correction circuit by definite figure place; Also comprise a plurality of transmission gates and be transfused to data and replace, and deposit storer in according to one in the former definite figure place of address Information Selection.
4. memory error inspection according to claim 3 and error correcting code circuitry; It is characterized in that; Described demoder comprises: the XOR by XOR gate is formed is set and the XOR contrast circuit; The result who sets generation through XOR inputs to the XOR contrast circuit respectively with the check bit that is associated and carries out XOR, exports said syndrome from the XOR contrast circuit.
5. memory error inspection according to claim 3 and error correcting code circuitry; It is characterized in that; It comprises a MUX, a plurality of splicing circuit described error correction circuit; And with the correction module of described splicing circuit equivalent, the output terminal of described MUX links to each other with a plurality of splicing circuit respectively, described each splicing circuit links to each other with a correction module respectively.
6. memory error inspection according to claim 3 and error correcting code circuitry; It is characterized in that; It comprises a plurality of XOR circuits and a plurality of selection control circuit described scrambler; Wherein the output terminal of an XOR circuit selects control circuit to link to each other with each respectively, and described selection control circuit links to each other with one 1 XOR circuits respectively.
7. memory error inspection according to claim 3 and error correcting code circuitry; It is characterized in that; The extraction circuit that extracts the error correction data position in the described interface circuit comprises a plurality of MUXs; The input end of each MUX obtains the data bit and the address bit signal of taking-up respectively, output be the data that extract.
8. memory error inspection according to claim 3 and error correcting code circuitry; It is characterized in that; The circuit of putting back to of replacement input data bit comprises a plurality of transmission circuits in the described interface circuit; Each transmission circuit obtains the data bit of taking-up, the data bit and the address bit signal of input respectively, is output as the new data through replacement.
9. memory error inspection according to claim 6 and error correcting code circuitry; It is characterized in that; Described selection control circuit is two types, and wherein, the described selection control circuit of the first kind has two groups at least; It is to be formed by connecting an XOR circuit and a MUX, and described MUX selects circuit to link to each other with an address signal;
Another kind of described selection control circuit is to be formed by connecting an XOR circuit and an AND.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007100986025A CN101067972B (en) | 2007-04-23 | 2007-04-23 | Memory error-detecting and error-correcting coding circuit and method for reading and writing data utilizing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007100986025A CN101067972B (en) | 2007-04-23 | 2007-04-23 | Memory error-detecting and error-correcting coding circuit and method for reading and writing data utilizing the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101067972A CN101067972A (en) | 2007-11-07 |
| CN101067972B true CN101067972B (en) | 2012-04-25 |
Family
ID=38880485
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007100986025A Active CN101067972B (en) | 2007-04-23 | 2007-04-23 | Memory error-detecting and error-correcting coding circuit and method for reading and writing data utilizing the same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101067972B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108540138A (en) * | 2018-04-16 | 2018-09-14 | 中国科学院微电子研究所 | A kind of CSRAA coding circuits and encoder |
Families Citing this family (53)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7826277B2 (en) * | 2008-03-10 | 2010-11-02 | Hynix Semiconductor Inc. | Non-volatile memory device and method of operating the same |
| US8418021B2 (en) * | 2009-03-27 | 2013-04-09 | Mediatek Inc. | Storage controller with encoding/decoding circuit programmable to support different ECC requirements and related method thereof |
| CN101794623B (en) * | 2009-06-01 | 2013-11-06 | 深圳市朗科科技股份有限公司 | Error correction device of storage device and method thereof |
| CN101930799B (en) * | 2009-06-23 | 2013-05-29 | 北京兆易创新科技股份有限公司 | Non-volatile memory with error checking/correcting circuit and methods thereof for reading and writing data |
| CN103456355A (en) * | 2012-05-31 | 2013-12-18 | 上海华虹集成电路有限责任公司 | EEPROM interface circuit |
| US9324398B2 (en) | 2013-02-04 | 2016-04-26 | Micron Technology, Inc. | Apparatuses and methods for targeted refreshing of memory |
| US9047978B2 (en) | 2013-08-26 | 2015-06-02 | Micron Technology, Inc. | Apparatuses and methods for selective row refreshes |
| JP2015219938A (en) | 2014-05-21 | 2015-12-07 | マイクロン テクノロジー， インク． | Semiconductor device |
| CN106328209B (en) * | 2015-06-30 | 2020-01-21 | 中国科学院电子学研究所 | Memory single-particle multi-bit upset fault-tolerant method and circuit |
| CN106407037B (en) * | 2015-07-27 | 2019-04-02 | 中国科学院电子学研究所 | A kind of dual-ported memory Word line control circuit |
| JP2017182854A (en) | 2016-03-31 | 2017-10-05 | マイクロン テクノロジー， インク． | Semiconductor device |
| CN108242973B (en) * | 2016-12-26 | 2020-10-27 | 北京邮电大学 | Data error correction method and device |
| US10490251B2 (en) | 2017-01-30 | 2019-11-26 | Micron Technology, Inc. | Apparatuses and methods for distributing row hammer refresh events across a memory device |
| CN107192929B (en) * | 2017-06-21 | 2023-11-03 | 贵州电网有限责任公司电力科学研究院 | GIS partial discharge signal source system for checking ultrahigh frequency monitoring system and use method |
| CN107301881B (en) * | 2017-06-30 | 2020-06-09 | 哈尔滨工业大学 | SRAM memory anti-radiation reinforcing method based on 4-bit adjacent and 3-bit burst error correcting codes and memory system |
| CN107454072B (en) * | 2017-07-28 | 2020-04-17 | 中国人民解放军信息工程大学 | Comparison method and device for multi-channel data content |
| CN107993687B (en) * | 2018-01-12 | 2023-08-11 | 成都信息工程大学 | Memory circuit |
| US10580475B2 (en) | 2018-01-22 | 2020-03-03 | Micron Technology, Inc. | Apparatuses and methods for calculating row hammer refresh addresses in a semiconductor device |
| WO2019222960A1 (en) | 2018-05-24 | 2019-11-28 | Micron Technology, Inc. | Apparatuses and methods for pure-time, self adopt sampling for row hammer refresh sampling |
| US11152050B2 (en) | 2018-06-19 | 2021-10-19 | Micron Technology, Inc. | Apparatuses and methods for multiple row hammer refresh address sequences |
| US10685696B2 (en) | 2018-10-31 | 2020-06-16 | Micron Technology, Inc. | Apparatuses and methods for access based refresh timing |
| WO2020117686A1 (en) | 2018-12-03 | 2020-06-11 | Micron Technology, Inc. | Semiconductor device performing row hammer refresh operation |
| CN117198356A (en) | 2018-12-21 | 2023-12-08 | 美光科技公司 | Apparatus and method for timing interleaving for targeted refresh operations |
| US10770127B2 (en) | 2019-02-06 | 2020-09-08 | Micron Technology, Inc. | Apparatuses and methods for managing row access counts |
| US11043254B2 (en) | 2019-03-19 | 2021-06-22 | Micron Technology, Inc. | Semiconductor device having cam that stores address signals |
| US11227649B2 (en) | 2019-04-04 | 2022-01-18 | Micron Technology, Inc. | Apparatuses and methods for staggered timing of targeted refresh operations |
| US11264096B2 (en) | 2019-05-14 | 2022-03-01 | Micron Technology, Inc. | Apparatuses, systems, and methods for a content addressable memory cell with latch and comparator circuits |
| US11158364B2 (en) | 2019-05-31 | 2021-10-26 | Micron Technology, Inc. | Apparatuses and methods for tracking victim rows |
| US11069393B2 (en) | 2019-06-04 | 2021-07-20 | Micron Technology, Inc. | Apparatuses and methods for controlling steal rates |
| US11158373B2 (en) | 2019-06-11 | 2021-10-26 | Micron Technology, Inc. | Apparatuses, systems, and methods for determining extremum numerical values |
| US10832792B1 (en) | 2019-07-01 | 2020-11-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting victim data |
| US11139015B2 (en) | 2019-07-01 | 2021-10-05 | Micron Technology, Inc. | Apparatuses and methods for monitoring word line accesses |
| US11386946B2 (en) | 2019-07-16 | 2022-07-12 | Micron Technology, Inc. | Apparatuses and methods for tracking row accesses |
| US10943636B1 (en) | 2019-08-20 | 2021-03-09 | Micron Technology, Inc. | Apparatuses and methods for analog row access tracking |
| US10964378B2 (en) | 2019-08-22 | 2021-03-30 | Micron Technology, Inc. | Apparatus and method including analog accumulator for determining row access rate and target row address used for refresh operation |
| US11200942B2 (en) | 2019-08-23 | 2021-12-14 | Micron Technology, Inc. | Apparatuses and methods for lossy row access counting |
| US11302374B2 (en) | 2019-08-23 | 2022-04-12 | Micron Technology, Inc. | Apparatuses and methods for dynamic refresh allocation |
| US11302377B2 (en) | 2019-10-16 | 2022-04-12 | Micron Technology, Inc. | Apparatuses and methods for dynamic targeted refresh steals |
| CN111124741B (en) * | 2019-12-12 | 2023-02-28 | 上海高性能集成电路设计中心 | Enhanced type checking and error correcting device facing memory characteristics |
| CN111294059B (en) * | 2019-12-26 | 2023-06-30 | 成都海光集成电路设计有限公司 | Encoding method, decoding method, error correction method and related devices |
| US11309010B2 (en) | 2020-08-14 | 2022-04-19 | Micron Technology, Inc. | Apparatuses, systems, and methods for memory directed access pause |
| US11380382B2 (en) | 2020-08-19 | 2022-07-05 | Micron Technology, Inc. | Refresh logic circuit layout having aggressor detector circuit sampling circuit and row hammer refresh control circuit |
| US11348631B2 (en) | 2020-08-19 | 2022-05-31 | Micron Technology, Inc. | Apparatuses, systems, and methods for identifying victim rows in a memory device which cannot be simultaneously refreshed |
| US11222682B1 (en) | 2020-08-31 | 2022-01-11 | Micron Technology, Inc. | Apparatuses and methods for providing refresh addresses |
| US11557331B2 (en) | 2020-09-23 | 2023-01-17 | Micron Technology, Inc. | Apparatuses and methods for controlling refresh operations |
| US11222686B1 (en) | 2020-11-12 | 2022-01-11 | Micron Technology, Inc. | Apparatuses and methods for controlling refresh timing |
| US11462291B2 (en) | 2020-11-23 | 2022-10-04 | Micron Technology, Inc. | Apparatuses and methods for tracking word line accesses |
| US11264079B1 (en) | 2020-12-18 | 2022-03-01 | Micron Technology, Inc. | Apparatuses and methods for row hammer based cache lockdown |
| US11482275B2 (en) | 2021-01-20 | 2022-10-25 | Micron Technology, Inc. | Apparatuses and methods for dynamically allocated aggressor detection |
| US11600314B2 (en) | 2021-03-15 | 2023-03-07 | Micron Technology, Inc. | Apparatuses and methods for sketch circuits for refresh binning |
| US11664063B2 (en) | 2021-08-12 | 2023-05-30 | Micron Technology, Inc. | Apparatuses and methods for countering memory attacks |
| US11688451B2 (en) | 2021-11-29 | 2023-06-27 | Micron Technology, Inc. | Apparatuses, systems, and methods for main sketch and slim sketch circuit for row address tracking |
| WO2024065794A1 (en) * | 2022-09-30 | 2024-04-04 | Intel Corporation | Evaluation and mitigation of soft-errors in parallel and distributed training and inference of transformers |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5745673A (en) * | 1994-09-21 | 1998-04-28 | Texas Instruments Incorporated | Memory architecture for solid state discs |
| CN1256005A (en) * | 1998-01-21 | 2000-06-07 | 索尼株式会社 | Encoding method and memory device |
| CN1771565A (en) * | 2003-08-18 | 2006-05-10 | 富士通株式会社 | Semiconductor memory and operation method of semiconductor memory |
-
2007
- 2007-04-23 CN CN2007100986025A patent/CN101067972B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5745673A (en) * | 1994-09-21 | 1998-04-28 | Texas Instruments Incorporated | Memory architecture for solid state discs |
| CN1256005A (en) * | 1998-01-21 | 2000-06-07 | 索尼株式会社 | Encoding method and memory device |
| CN1771565A (en) * | 2003-08-18 | 2006-05-10 | 富士通株式会社 | Semiconductor memory and operation method of semiconductor memory |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108540138A (en) * | 2018-04-16 | 2018-09-14 | 中国科学院微电子研究所 | A kind of CSRAA coding circuits and encoder |
| CN108540138B (en) * | 2018-04-16 | 2022-05-17 | 中国科学院微电子研究所 | CSRAA coding circuit and encoder |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101067972A (en) | 2007-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101067972B (en) | Memory error-detecting and error-correcting coding circuit and method for reading and writing data utilizing the same | |
| CN107391026B (en) | Flash memory device and flash memory management method | |
| CN107403646B (en) | Flash memory device and flash memory management method | |
| CN103544073B (en) | Method for reading data of block in flash memory and related memory device | |
| US3755779A (en) | Error correction system for single-error correction, related-double-error correction and unrelated-double-error detection | |
| US20120089888A1 (en) | Systems and Methods for Multi-Level Quasi-Cyclic Low Density Parity Check Codes | |
| TWI684857B (en) | Flash memory apparatus and storage management method for flash memory | |
| CN101281788A (en) | Flash memory system as well as control method thereof | |
| CN104409103A (en) | Novel two-dimensional coding reinforcing method and circuit arrangement for aerospace memory | |
| CN111538621B (en) | Soft chip hunting recovery for bit line faults | |
| CN109840162A (en) | Memory device and its operating method | |
| CN105027084B (en) | The apparatus and method of control memory in mobile communication system | |
| CN101452722B (en) | Error detection code generating circuit, code circuit using the circuit and correlation method | |
| Song et al. | SEC-BADAEC: An Efficient ECC With No Vacancy for Strong Memory Protection | |
| CN211906960U (en) | Non-volatile memory integrated circuit | |
| Athira et al. | FPGA implementation of an area efficient matrix code with encoder reuse method | |
| Divva et al. | Design and Verification of ECC Scheme to optimize area and tester time in OTP ROM Controller | |
| KR102021560B1 (en) | Error bit search circuit, error check and correction circuit therewith, and memory device therewith | |
| CN103631669A (en) | Error correcting write-back method for SRAM (Static Random Access Memory) | |
| CN113094213B (en) | GPyramid-Code layout and data recovery and storage method for single-disk failure of layout | |
| CN111679787A (en) | Flash memory device, flash memory controller and flash memory storage management method | |
| JP2023552994A (en) | Programmable error correction code encoding and decoding logic | |
| Skoncej | Protecting flash memory areas against memory faults in tiny embedded systems | |
| CN103617811A (en) | Error correction circuit of SRAM (Static Random Access Memory)-type memory | |
| Novac et al. | Aspects Regarding the Implementation of HSIAO code to the Cache Level of a memory Hierarchy with FPGA Xilinx circuits |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C53 | Correction of patent of invention or patent application | ||
| CB02 | Change of applicant information |
Address after: 100084 Room 301, building B, research building, Tsinghua Science and Technology Park, Beijing Applicant after: GIGADEVICE SEMICONDUCTOR Inc. Address before: 100084 Room 301, building B, research building, Tsinghua Science and Technology Park, Beijing Applicant before: GigaDevice Semiconductor Inc. |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: BEIJING XINJI JIAYI, MICROELECTRONIC SCIENCE + TECH. CO., LTD. TO: GIGADEVICE SEMICONDUCTOR INC. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: BEIJING GIGADEVICE SEMICONDUCTOR CO., LTD. Free format text: FORMER NAME: BEIJING GIGADEVICE SEMICONDUCTOR INC. |
|
| CP03 | Change of name, title or address |
Address after: 100084 Beijing City, Haidian District Xueyuan Road No. 30, large industrial building A block 12 layer Patentee after: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. Address before: 100084 Room 301, building B, research building, Tsinghua Science and Technology Park, Beijing Patentee before: GigaDevice Semiconductor Inc. |
|
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: Room 101, Floor 1-5, Building 8, Yard 9, Fenghao East Road, Haidian District, Beijing 100094 Patentee after: Zhaoyi Innovation Technology Group Co.,Ltd. Address before: 12 / F, block a, Tiangong building, No.30 Xueyuan Road, Haidian District, Beijing 100084 Patentee before: GIGADEVICE SEMICONDUCTOR(BEIJING) Inc. |