CN101048763A - 高速缓冲存储器的动态重新配置 - Google Patents
高速缓冲存储器的动态重新配置 Download PDFInfo
- Publication number
- CN101048763A CN101048763A CNA2005800330956A CN200580033095A CN101048763A CN 101048763 A CN101048763 A CN 101048763A CN A2005800330956 A CNA2005800330956 A CN A2005800330956A CN 200580033095 A CN200580033095 A CN 200580033095A CN 101048763 A CN101048763 A CN 101048763A
- Authority
- CN
- China
- Prior art keywords
- use amount
- cache memory
- cache
- numerical value
- present use
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 74
- 238000012545 processing Methods 0.000 claims abstract description 23
- 230000003139 buffering effect Effects 0.000 claims description 103
- 238000000034 method Methods 0.000 claims description 16
- 238000003860 storage Methods 0.000 claims description 6
- 238000005096 rolling process Methods 0.000 claims 1
- 230000004044 response Effects 0.000 abstract 1
- 230000002093 peripheral effect Effects 0.000 description 17
- 238000004891 communication Methods 0.000 description 15
- 230000004913 activation Effects 0.000 description 10
- 238000001994 activation Methods 0.000 description 10
- 230000006870 function Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 230000009471 action Effects 0.000 description 5
- 239000000872 buffer Substances 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000027455 binding Effects 0.000 description 4
- 238000009739 binding Methods 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000006399 behavior Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- NHDHVHZZCFYRSB-UHFFFAOYSA-N pyriproxyfen Chemical compound C=1C=CC=NC=1OC(C)COC(C=C1)=CC=C1OC1=CC=CC=C1 NHDHVHZZCFYRSB-UHFFFAOYSA-N 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1028—Power efficiency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/27—Using a specific cache architecture
- G06F2212/271—Non-uniform cache access [NUCA] architecture
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Microcomputers (AREA)
Abstract
Description
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/956,560 | 2004-10-01 | ||
US10/956,560 US7257678B2 (en) | 2004-10-01 | 2004-10-01 | Dynamic reconfiguration of cache memory |
PCT/US2005/033671 WO2006039153A1 (en) | 2004-10-01 | 2005-09-21 | Dynamic reconfiguration of cache memory |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101048763A true CN101048763A (zh) | 2007-10-03 |
CN101048763B CN101048763B (zh) | 2012-05-23 |
Family
ID=35519765
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2005800330956A Active CN101048763B (zh) | 2004-10-01 | 2005-09-21 | 一种配置处理器的高速缓冲存储器的方法与处理器 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7257678B2 (zh) |
JP (1) | JP4456154B2 (zh) |
KR (1) | KR101136141B1 (zh) |
CN (1) | CN101048763B (zh) |
DE (1) | DE112005002672B4 (zh) |
GB (1) | GB2432695B (zh) |
TW (1) | TWI403899B (zh) |
WO (1) | WO2006039153A1 (zh) |
Families Citing this family (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006106890A1 (en) * | 2005-03-31 | 2006-10-12 | Semiconductor Energy Laboratory Co., Ltd. | Arithmetic processing device and electronic appliance using arithmetic processing device |
US20080201528A1 (en) * | 2005-04-06 | 2008-08-21 | Mediatek Inc. | Memory access systems for configuring ways as cache or directly addressable memory |
US7467280B2 (en) * | 2006-07-05 | 2008-12-16 | International Business Machines Corporation | Method for reconfiguring cache memory based on at least analysis of heat generated during runtime, at least by associating an access bit with a cache line and associating a granularity bit with a cache line in level-2 cache |
US7809926B2 (en) * | 2006-11-03 | 2010-10-05 | Cornell Research Foundation, Inc. | Systems and methods for reconfiguring on-chip multiprocessors |
JP4938080B2 (ja) * | 2007-06-12 | 2012-05-23 | パナソニック株式会社 | マルチプロセッサ制御装置、マルチプロセッサ制御方法及びマルチプロセッサ制御回路 |
US20090006036A1 (en) * | 2007-06-27 | 2009-01-01 | International Business Machines Corporation | Shared, Low Cost and Featureable Performance Monitor Unit |
US7680978B1 (en) * | 2007-09-05 | 2010-03-16 | Juniper Networks, Inc. | Reducing content addressable memory (CAM) power consumption counters |
US9513695B2 (en) * | 2008-06-24 | 2016-12-06 | Virident Systems, Inc. | Methods of managing power in network computer systems |
US8327126B2 (en) | 2008-08-25 | 2012-12-04 | International Business Machines Corporation | Multicore processor and method of use that adapts core functions based on workload execution |
US8271728B2 (en) * | 2008-11-13 | 2012-09-18 | International Business Machines Corporation | Spiral cache power management, adaptive sizing and interface operations |
US8195887B2 (en) * | 2009-01-21 | 2012-06-05 | Globalfoundries Inc. | Processor power management and method |
US8103894B2 (en) * | 2009-04-24 | 2012-01-24 | International Business Machines Corporation | Power conservation in vertically-striped NUCA caches |
KR101840238B1 (ko) * | 2010-03-08 | 2018-03-20 | 휴렛 팩커드 엔터프라이즈 디벨롭먼트 엘피 | 데이터 저장 장치 및 방법 |
US8438410B2 (en) * | 2010-06-23 | 2013-05-07 | Intel Corporation | Memory power management via dynamic memory operation states |
US20120096295A1 (en) * | 2010-10-18 | 2012-04-19 | Robert Krick | Method and apparatus for dynamic power control of cache memory |
US8516205B2 (en) | 2010-10-29 | 2013-08-20 | Nokia Corporation | Method and apparatus for providing efficient context classification |
US8711633B2 (en) * | 2011-05-12 | 2014-04-29 | Micron Technology, Inc. | Dynamic data caches, decoders and decoding methods |
JP5820335B2 (ja) | 2011-05-20 | 2015-11-24 | 株式会社半導体エネルギー研究所 | 半導体装置 |
JP5820336B2 (ja) | 2011-05-20 | 2015-11-24 | 株式会社半導体エネルギー研究所 | 半導体装置 |
KR101933741B1 (ko) | 2011-06-09 | 2018-12-28 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 캐시 메모리 및 캐시 메모리의 구동 방법 |
JP6012263B2 (ja) | 2011-06-09 | 2016-10-25 | 株式会社半導体エネルギー研究所 | 半導体記憶装置 |
US8595464B2 (en) * | 2011-07-14 | 2013-11-26 | Oracle International Corporation | Dynamic sizing of translation lookaside buffer for power reduction |
US8868843B2 (en) | 2011-11-30 | 2014-10-21 | Advanced Micro Devices, Inc. | Hardware filter for tracking block presence in large caches |
US20130138884A1 (en) * | 2011-11-30 | 2013-05-30 | Hitachi, Ltd. | Load distribution system |
CN103246542B (zh) | 2012-02-01 | 2017-11-14 | 中兴通讯股份有限公司 | 智能缓存及智能终端 |
US9135182B2 (en) | 2012-06-01 | 2015-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Central processing unit and driving method thereof |
US20140136793A1 (en) * | 2012-11-13 | 2014-05-15 | Nvidia Corporation | System and method for reduced cache mode |
US9360924B2 (en) | 2013-05-29 | 2016-06-07 | Intel Corporation | Reduced power mode of a cache unit |
US9568986B2 (en) | 2013-09-25 | 2017-02-14 | International Business Machines Corporation | System-wide power conservation using memory cache |
JP6474280B2 (ja) | 2014-03-05 | 2019-02-27 | 株式会社半導体エネルギー研究所 | 半導体装置 |
WO2016097795A1 (en) * | 2014-12-14 | 2016-06-23 | Via Alliance Semiconductor Co., Ltd. | Multi-mode set associative cache memory dynamically configurable to selectively allocate into all or subset or tis ways depending on mode |
JP6207765B2 (ja) | 2014-12-14 | 2017-10-04 | ヴィア アライアンス セミコンダクター カンパニー リミテッド | モードに応じてセットの1つ又は複数を選択的に選択するように動的に構成可能であるマルチモード・セット・アソシエイティブ・キャッシュ・メモリ |
WO2016097808A1 (en) | 2014-12-14 | 2016-06-23 | Via Alliance Semiconductor Co., Ltd. | Dynamic cache replacement way selection based on address tag bits |
US10255190B2 (en) | 2015-12-17 | 2019-04-09 | Advanced Micro Devices, Inc. | Hybrid cache |
JP6405331B2 (ja) * | 2016-03-22 | 2018-10-17 | 日本電信電話株式会社 | キャッシュ管理システム、評価方法、管理サーバ、物理サーバ、および、測定サーバ |
JP6511023B2 (ja) * | 2016-08-22 | 2019-05-08 | 日本電信電話株式会社 | 仮想マシン管理装置およびデプロイ可否判断方法 |
US11163688B2 (en) * | 2019-09-24 | 2021-11-02 | Advanced Micro Devices, Inc. | System probe aware last level cache insertion bypassing |
US11264998B1 (en) | 2020-09-24 | 2022-03-01 | Advanced Micro Devices, Inc. | Reference free and temperature independent voltage-to-digital converter |
US11899520B2 (en) * | 2022-04-26 | 2024-02-13 | Advanced Micro Devices, Inc. | Dynamic cache bypass for power savings |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5381539A (en) * | 1992-06-04 | 1995-01-10 | Emc Corporation | System and method for dynamically controlling cache management |
US5632038A (en) * | 1994-02-22 | 1997-05-20 | Dell Usa, L.P. | Secondary cache system for portable computer |
US5860106A (en) * | 1995-07-13 | 1999-01-12 | Intel Corporation | Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem |
US5752045A (en) * | 1995-07-14 | 1998-05-12 | United Microelectronics Corporation | Power conservation in synchronous SRAM cache memory blocks of a computer system |
JPH0950401A (ja) * | 1995-08-09 | 1997-02-18 | Toshiba Corp | キャッシュメモリ及びそれを備えた情報処理装置 |
US5881311A (en) * | 1996-06-05 | 1999-03-09 | Fastor Technologies, Inc. | Data storage subsystem with block based data management |
DE69826539D1 (de) * | 1997-01-30 | 2004-11-04 | Sgs Thomson Microelectronics | Cachespeichersystem |
US6411156B1 (en) * | 1997-06-20 | 2002-06-25 | Intel Corporation | Employing transistor body bias in controlling chip parameters |
JP4017248B2 (ja) * | 1998-04-10 | 2007-12-05 | 株式会社日立製作所 | 半導体装置 |
US6281724B1 (en) * | 1998-11-17 | 2001-08-28 | Analog Devices, Inc. | Circuit for partial power-down on dual voltage supply integrated circuits |
US6349363B2 (en) * | 1998-12-08 | 2002-02-19 | Intel Corporation | Multi-section cache with different attributes for each section |
JP2001052476A (ja) * | 1999-08-05 | 2001-02-23 | Mitsubishi Electric Corp | 半導体装置 |
KR100798020B1 (ko) * | 2000-04-12 | 2008-01-24 | 엔엑스피 비 브이 | 데이터 처리 회로, 데이터 처리 회로를 포함하는 장치, 그리고 장치를 위한 컴퓨터 독출 가능 저장 매체 |
US7089391B2 (en) * | 2000-04-14 | 2006-08-08 | Quickshift, Inc. | Managing a codec engine for memory compression/decompression operations using a data movement engine |
EP1182559B1 (en) * | 2000-08-21 | 2009-01-21 | Texas Instruments Incorporated | Improved microprocessor |
EP1182567B1 (en) | 2000-08-21 | 2012-03-07 | Texas Instruments France | Software controlled cache configuration |
US6795896B1 (en) * | 2000-09-29 | 2004-09-21 | Intel Corporation | Methods and apparatuses for reducing leakage power consumption in a processor |
US6983388B2 (en) * | 2000-10-25 | 2006-01-03 | Agere Systems Inc. | Method and apparatus for reducing leakage power in a cache memory by using a timer control signal that removes power to associated cache lines |
US6922783B2 (en) * | 2002-01-16 | 2005-07-26 | Hewlett-Packard Development Company, L.P. | Method and apparatus for conserving power on a multiprocessor integrated circuit |
US20030145170A1 (en) * | 2002-01-31 | 2003-07-31 | Kever Wayne D. | Dynamically adjusted cache power supply to optimize for cache access or power consumption |
US6944714B2 (en) * | 2002-07-30 | 2005-09-13 | Hewlett-Packard Development Company, L.P. | Method and apparatus for saving microprocessor power when sequentially accessing the microprocessor's instruction cache |
SG111087A1 (en) * | 2002-10-03 | 2005-05-30 | St Microelectronics Asia | Cache memory system |
US20040199723A1 (en) * | 2003-04-03 | 2004-10-07 | Shelor Charles F. | Low-power cache and method for operating same |
US7093081B2 (en) * | 2004-01-14 | 2006-08-15 | International Business Machines Corporation | Method and apparatus for identifying false cache line sharing |
-
2004
- 2004-10-01 US US10/956,560 patent/US7257678B2/en active Active
-
2005
- 2005-09-21 JP JP2007534653A patent/JP4456154B2/ja not_active Expired - Fee Related
- 2005-09-21 DE DE112005002672T patent/DE112005002672B4/de active Active
- 2005-09-21 WO PCT/US2005/033671 patent/WO2006039153A1/en active Application Filing
- 2005-09-21 KR KR1020077007488A patent/KR101136141B1/ko active IP Right Grant
- 2005-09-21 CN CN2005800330956A patent/CN101048763B/zh active Active
- 2005-09-21 GB GB0705275A patent/GB2432695B/en not_active Expired - Fee Related
- 2005-09-26 TW TW094133304A patent/TWI403899B/zh active
Also Published As
Publication number | Publication date |
---|---|
KR20070054715A (ko) | 2007-05-29 |
WO2006039153A1 (en) | 2006-04-13 |
US7257678B2 (en) | 2007-08-14 |
DE112005002672B4 (de) | 2010-12-02 |
GB2432695B (en) | 2008-07-09 |
JP2008515095A (ja) | 2008-05-08 |
CN101048763B (zh) | 2012-05-23 |
TW200627148A (en) | 2006-08-01 |
KR101136141B1 (ko) | 2012-04-17 |
DE112005002672T5 (de) | 2007-11-29 |
JP4456154B2 (ja) | 2010-04-28 |
GB0705275D0 (en) | 2007-04-25 |
GB2432695A (en) | 2007-05-30 |
TWI403899B (zh) | 2013-08-01 |
US20060075192A1 (en) | 2006-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101048763A (zh) | 高速缓冲存储器的动态重新配置 | |
US9910605B2 (en) | Page migration in a hybrid memory device | |
US9864681B2 (en) | Dynamic multithreaded cache allocation | |
Hay et al. | Preventing PCM banks from seizing too much power | |
TWI578156B (zh) | 非依電性隨機存取記憶磁碟 | |
CN101606130B (zh) | 在处理器系统的指令级使能资源分配标识的方法和装置 | |
US7523324B2 (en) | Method and apparatus for improving bus master performance | |
DE112011106078B4 (de) | Verfahren, Vorrichtung und System zur Implementierung eines mehrstufigen Arbeitsspeichers mit Direktzugriff | |
CN103927277B (zh) | Cpu和gpu共享片上高速缓存的方法及装置 | |
TWI335512B (en) | Technique for using memory attributes | |
US20090006756A1 (en) | Cache memory having configurable associativity | |
US9262322B2 (en) | Method and apparatus for storing a processor architectural state in cache memory | |
CN102365627A (zh) | 用于缓存中通路分配及通路锁定的方法 | |
HUE028928T2 (en) | Hybrid write-through / write-back cache router managers and related systems and procedures | |
US9563567B2 (en) | Selective cache way-group power down | |
JP2008515069A5 (zh) | ||
TW201344435A (zh) | 用於在階層式快取設計之快取記憶體間有效通訊的方法及設備 | |
KR20140139610A (ko) | 고속 캐시를 셧다운시키는 장치 및 방법 | |
US6427189B1 (en) | Multiple issue algorithm with over subscription avoidance feature to get high bandwidth through cache pipeline | |
JP5791529B2 (ja) | メモリ制御装置及び制御方法並びに情報処理装置 | |
JP2013025794A (ja) | フラッシュインタフェースの有効利用 | |
Zhang et al. | Fuse: Fusing stt-mram into gpus to alleviate off-chip memory access overheads | |
TWI835272B (zh) | 控制快取原則的系統及方法,及快取區 | |
US11893251B2 (en) | Allocation of a buffer located in system memory into a cache memory | |
JP7335253B2 (ja) | スコアボードの保存及び復元 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: GLOBALFOUNDRIES INC. Free format text: FORMER OWNER: ADVANCED MICRO DEVICES INC. Effective date: 20100802 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA STATE, USA TO: CAYMAN ISLANDS GRAND CAYMAN ISLAND |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20100802 Address after: Grand Cayman, Cayman Islands Applicant after: Globalfoundries Semiconductor Inc. Address before: American California Applicant before: Advanced Micro Devices Inc. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20201218 Address after: California, USA Patentee after: Lattice chip (USA) integrated circuit technology Co.,Ltd. Address before: Greater Cayman Islands, British Cayman Islands Patentee before: GLOBALFOUNDRIES Inc. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210317 Address after: No.1, Duhang 1st Road, Hsinchu City, Hsinchu Science Park, Taiwan, China Patentee after: MEDIATEK Inc. Address before: California, USA Patentee before: Lattice chip (USA) integrated circuit technology Co.,Ltd. |