CN101041414A - Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique - Google Patents

Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique Download PDF

Info

Publication number
CN101041414A
CN101041414A CN200610040806.9A CN200610040806A CN101041414A CN 101041414 A CN101041414 A CN 101041414A CN 200610040806 A CN200610040806 A CN 200610040806A CN 101041414 A CN101041414 A CN 101041414A
Authority
CN
China
Prior art keywords
etching
silicon
wet
preparation
dry etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200610040806.9A
Other languages
Chinese (zh)
Other versions
CN100591614C (en
Inventor
施毅
陈杰智
濮林
郑有炓
龙世兵
刘明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing University
Original Assignee
Nanjing University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing University filed Critical Nanjing University
Priority to CN200610040806A priority Critical patent/CN100591614C/en
Publication of CN101041414A publication Critical patent/CN101041414A/en
Application granted granted Critical
Publication of CN100591614C publication Critical patent/CN100591614C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a method for preparing silicon nanostructure by dry etching and wet etching process. (001) crystal direction common silicon wafer or SOI material is used as the substrate and an insulated layer deposited on the surface is used as the mask film. Nanometer hair stripe structure is prepared on electron beam resistant agent or photo resistance on the surface by electron-beam direct writing process or optical lithography. After development the dry etching is carried out to transfer the layout graphics to the surface layer silicon. The glue is eliminated by wet method and the surface layer silicon is eroded in anisotropy by wet method. As the etching depth and angle in dry etching and the temperature and the time of wet etching are changed, the nanometer structure with reversed cone support arm and inclined cantilever beam is prepared.

Description

The method for preparing silicon nanostructure based on dry etching and wet corrosion technique
Technical field
The present invention relates to the preparation of special nanostructured.In particular to a kind of method for preparing the special shape nanostructured in conjunction with dry etching and wet corrosion technique.
Background technology
The preparation of nanostructured is an important topic in the micro processing field always, especially little/receive in the Mechatronic Systems particularly important.Little/the Mechatronic Systems of receiving is to utilize the system of the micro-/ nano scale device of physical principles structures such as electromagnetic theory, classical mechanics, thermodynamics, quantum mechanics and molecular dynamics, promptly adds the ability of mechanical organs such as nano thin-film, beam, spring to realize environment is carried out perception, decision-making and control on circuit.With regard to MEMS (MEMS), products such as pressure sensor, accelerometer and micromechanical gyro have been arranged; Receive the critical size of system (NEMS) from several nanometers to the hundreds of nanometer, its character is subjected to the leading of microscopic theory such as quantum mechanics.Based on some the peculiar effects under the nanoscale, for example small-size effect and interfacial effect can be controlled its some fundamental characteristics (color, electric conductivity etc.) under the situation that does not change the material chemical composition.Therefore receive in the system research, the discovery of new property, new effect and utilization will be crucial, and new microfabrication manufacturing technology and processing method then are to realize preparing the basic premise of the system that receives.
The principle of anisotropic wet corrosion is that utilization corrosion rate of silicon in certain corrosive liquid depends on the crystal orientation that it is exposed to the surface in the corrosive liquid strongly, i.e. (100)>>(111).Yet the refinement of structure has the important meaning for little/further research of system received, for example the substrate design with cantilever beam is a triangle, also cantilever design can be the surface that is parallel to that tilt rather than single.
In the existing corrosion technology in the selection of etchant solution,, because the electrical conductance impurity of residual minim not, can be used as the anisotropic etchant of silicon chip in electron trade as the TMAH of the developer of important positive type photo-induced etching agent.TMAH has more advantage than the KOH anisotropic etchant.On corrosion rate, the corrosion Mean Speed of the TMAH of 90 ℃ of temperature (25%) can reach 900nm/min, near the corrosion rate of KOH; Simultaneously, TMAH is lower to the corrosion rate of SiO2 and Si3N4, and SiO2 and Si3N4 are good mask materials in the TMAH corrosion; The most important thing is that TMAH is metal ion not, good with the CMOS processing compatibility, meet development trend---the System on Chip/SoC (SOC) of MEMS/NEMS.In view of above advantage, TMAH just little by little replaces KOH.
Summary of the invention
The invention provides a kind of preparation method of a class nanostructured.The present invention is based on electron-beam direct writing technology and optical lithography, utilize the characteristics of anisotropic silicon wet etching, by the degree of depth of dry etch process etching and the preparation that angle realizes special nanostructured before the adjustment wet etching.
The preparation method of silicon nanostructure: the nanostructured that is used to prepare back draught support arm and angled cantilevered beams.Common silicon chip or SOI (Silicon on Insulator) material with (100) crystal orientation are substrate; Surface deposition one layer insulating is as mask; Electron-beam direct writing technology or optical lithography be preparation nanometer hachure structure on the electron sensitive resist on surface or photoresist; Carry out dry etching after the development, the domain figure is transferred on the surface silicon; Wet method is removed photoresist, and again surface silicon is carried out the anisotropic wet corrosion; In conjunction with the characteristics of anisotropic silicon wet etching, by the etching depth and the angle of change dry etching, and the temperature and time of wet etching can prepare the nanostructured of back draught support arm and angled cantilevered beams.
Described nanostructured be little/receive the supporting construction of Mechatronic Systems, as inverted triangle supporting construction and angled cantilevered beams structure.
Wherein substrate comprises common silicon chip and SOI material, and the crystal orientation requires to be (100).For the SOI substrate, the thickness of the further attenuate surface silicon of method that can be by thermal oxide and wet etching combination.
Wherein photoetching process comprises optical lithography and electron-beam direct writing.Select different photoetching processes according to the difference that concrete line thickness requires, live width generally adopts electron-beam direct writing technology in the structure of 0.5 micron following size.
Wherein dry etching is to adopt the ICP reactive ion etching, with CHF 3/ O 2Be reacting gas, simultaneously the angle that is etched by the angle control silicon materials of adjusting the substrate of the relative etching machine of substrate pallet.
Time by the change dry etching is controlled the degree of depth that silicon materials are etched, thereby changes some characteristic size of designed structure, as the vertical height of inverted triangle support arm and angled cantilevered beams.
Wherein wet etching adopts anisotropic wet corrosive liquid (for example TMAH corrosive liquid) to carry out at a certain temperature, by controlling some characteristic size of the temperature and time adjustment structure of corroding, for example sectional width of structure.
Little/preparation method of system architecture of receiving is different, and the present invention is in conjunction with basic fine process technology such as electron beam lithography, optical lithography, dry etching and wet etchings.Especially use the vertical stratification of the method etching high-aspect-ratio of dry etching, use the unsettled of anisotropic wet corroding method implementation structure.Wherein the principle of anisotropic wet corrosion is that utilization corrosion rate of silicon in certain corrosive liquid depends on the crystal orientation that it is exposed to the surface in the corrosive liquid strongly, i.e. (110)>(100)>>(111).Yet the refinement of structure has the important meaning for little/further research of system received, for example the substrate design with cantilever beam is a triangle, also cantilever design can be the surface that is parallel to that tilt rather than single.
Characteristics of the present invention are: the preparation method who has proposed a class nanostructured.Make full use of characteristics, the preparation of the special nanostructured of realization that can be accurate and meticulous based on electron-beam direct writing technology and optical lithography and anisotropic silicon wet etching.
It is in order to disclose its essence that general introduction of the present invention and purpose are provided.By the following preferred embodiment of reference the present invention, in conjunction with the accompanying drawings, can understand the present invention more fully.
Description of drawings
Under Fig. 1 horizontal positioned substrate situation, in conjunction with the schematic diagram of dry etching and structure that wet etching forms
The SEM (SEM) of Fig. 2 inverted triangle support arm structure is observed photo
The schematic diagram of the structure that wet etching forms behind Fig. 3 small angle inclination placement substrate dry etching
The schematic diagram of the structure that wet etching forms behind Fig. 4 wide-angle tilt placement substrate dry etching
The SEM (SEM) of Fig. 5 small angle inclination cantilever design is observed photo
The specific embodiment
The preparation of special nanostructured is described in detail in detail below with reference to accompanying drawings, has been provided the exemplary embodiment of the inventive method in the accompanying drawing; From the more specifically description to preferred implementation of the present invention, with reference to above-mentioned accompanying drawing, aforementioned and other purpose, feature and advantage of the present invention will be clearly, and identical label is represented identical part in different figure.Accompanying drawing is not necessarily pro rata, and its emphasis is being explained on the method for the present invention on the contrary.In the accompanying drawings, for the sake of clarity, amplified the size and and the thickness in each layer and zone.
Fig. 1 is a process chart of realizing inverted triangle support arm structure among the present invention, mainly may further comprise the steps in the concrete technology: the meteorological deposit certain thickness of low pressure chemical silicon nitride film on (100) silicon chip substrate; The spin coating photoresist, optical lithography hachure structure, the direction of hachure are (110); The substrate horizontal positioned is carried out dry etching, and the difference of silicon etching degree of depth h has directly determined the vertical height of gusseted arm configuration; Under the high temperature in sulfuric acid and hydrogen peroxide wet method remove photoresist, (temperature is generally 60-90 degree centigrade) carries out the anisotropic wet etching process of silicon then at a certain temperature.Be divided into two structures that gable top links to each other up and down from the interface of silicon dry etching, the height of top del is the degree of depth of dry etching.Simultaneously by changing etching time (carry out as required, the speed of its corrosion is generally 0.1mm/10min).Can control gusseted the arm vertically depth d of corrosion, the i.e. sectional width of structure.The hypotenuse of triangular structure and the angle on plane promptly are the angles of (111) crystal face and (110) crystal face, are 54.7 °.Fig. 2 is SEM (SEM) schematic diagram of gusseted arm configuration.
Fig. 3 is a process chart of realizing the inclination cantilever design among the present invention, concrete technology and gusseted arm configuration are similar, when difference is dry etching the substrate tilting certain angle is placed, and the size of tilt angle alpha has determined the sectional width of anisotropic wet corrosion back final structure, the i.e. vertical width of this cantilever.As shown in Figure 3, when etching angle α greater than 54.7 °, because the difference of both sides etching depth makes B point and D point that certain altitude poor (degree of depth that B point etching depth h is ordered greater than D) be arranged, thereby between the two handstand triangles inclination cantilever design can appear behind the wet etching, because the anisotropic wet etching characteristic will be to launch along A-B and C-D direction from A point and C point in the incline structure; For the situation of etching angle α less than 54.7 °, as shown in Figure 4, incline structure will be to launch along B-A direction and C-D direction respectively from B point and C point, and the right half of degree of depth of launching is by the width decision of C-E, and promptly interfacial degree of depth h ' is comprehensively determined by etching angle and mask layer thickness.For very thin mask layer, then can ignore the C-E width, will be similar to the single inclination cantilever design of appearance.Certainly, the time of control wet etching can further change its sectional width equally, and the time with the TMAH wet etching is 5-10min in the present embodiment, and temperature is 70 degrees centigrade.The angle on cantilever and plane then is fixed as 54.7 °.Fig. 5 then is the SEM schematic diagram of the inclination cantilever design of low-angle lithographic method preparation on the silicon chip, illustration wherein is the inclination cantilever design of another sample, the architectural difference that brings behind the different and wet etching of the right and left etching depth under the low-angle etching condition as can be seen from wherein M point and N point.

Claims (9)

1, a kind of preparation method of silicon nanostructure is characterized in that common silicon chip or the SOI material with (100) crystal orientation is substrate; Surface deposition one layer insulating is as mask; Electron-beam direct writing technology or optical lithography be preparation nanometer hachure structure on the electron sensitive resist on surface or photoresist; Carry out dry etching after the development, the domain figure is transferred on the surface silicon; Wet method is removed photoresist, and again surface silicon is carried out the anisotropic wet corrosion; By the etching depth and the angle of change dry etching, and the temperature and time of wet etching prepares the nanostructured of back draught support arm and angled cantilevered beams.
2, according to the silicon nanostructure preparation method of claim 1, it is characterized in that nanostructured wherein mainly be little/receive the supporting construction of Mechatronic Systems, i.e. inverted triangle supporting construction and angled cantilevered beams structure.
3, according to the silicon nanostructure preparation method of claim 1, it is characterized in that wherein substrate comprises common silicon chip and SOI material, the crystal orientation requires to be (100); For the SOI substrate, and the thickness of the further attenuate surface silicon of method by thermal oxide and wet etching combination.
4,, it is characterized in that wherein photoetching process comprises optical lithography and/or electron-beam direct writing according to the silicon nanostructure preparation method of claim 1.Select different photoetching processes according to the difference that concrete line thickness requires, live width adopts electron-beam direct writing technology in the structure of 0.5 micron following size.
5,, it is characterized in that wherein dry etching is to adopt the ICP reactive ion etching, with CHF according to the silicon nanostructure preparation method of claim 1 3/ O 2Be reacting gas, control the angle that silicon materials are etched by the angle of adjusting the substrate of the relative etching machine of substrate pallet.
6, according to the silicon nanostructure preparation method of claim 1, it is characterized in that controlling the degree of depth that silicon materials are etched by the time that changes dry etching, thereby change some characteristic size of designed structure, for example the vertical height of inverted triangle support arm and angled cantilevered beams.
7, according to the silicon nanostructure preparation method of claim 1, it is characterized in that wherein wet etching adopts the anisotropic wet corrosive liquid to carry out at a certain temperature, by controlling some characteristic size of the temperature and time adjustment structure of corroding, for example sectional width of structure.
8,, it is characterized in that the size of tilt angle alpha has determined that anisotropic wet corrodes the sectional width of back final structure, the i.e. vertical width of this cantilever according to the silicon nanostructure preparation method of claim 5.
9, according to the silicon nanostructure preparation method of claim 5, it is characterized in that working as etching angle α greater than 54.7 °, behind the wet etching between the two handstand triangles inclination cantilever design can appear.
CN200610040806A 2006-07-25 2006-07-25 Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique Expired - Fee Related CN100591614C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200610040806A CN100591614C (en) 2006-07-25 2006-07-25 Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200610040806A CN100591614C (en) 2006-07-25 2006-07-25 Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique

Publications (2)

Publication Number Publication Date
CN101041414A true CN101041414A (en) 2007-09-26
CN100591614C CN100591614C (en) 2010-02-24

Family

ID=38807247

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200610040806A Expired - Fee Related CN100591614C (en) 2006-07-25 2006-07-25 Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique

Country Status (1)

Country Link
CN (1) CN100591614C (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101654221B (en) * 2009-06-10 2012-01-11 中国科学院苏州纳米技术与纳米仿生研究所 Electron beam exposure method for processing limit nano pattern on silicon material of insulator
CN101691205B (en) * 2009-06-10 2012-02-29 中国科学院苏州纳米技术与纳米仿生研究所 Method for improving the proximity effect of electron beam exposure on film metal material
CN102398889A (en) * 2011-09-30 2012-04-04 中国科学院上海微系统与信息技术研究所 Method for preparing nanostructure on surface of (100) silicon-on-insulator (SOI) chip from top to bottom
CN102437017A (en) * 2011-09-30 2012-05-02 中国科学院上海微系统与信息技术研究所 Method for preparing nano structure on surface of (111) silicon wafer
CN101826453B (en) * 2009-02-11 2013-03-06 台湾积体电路制造股份有限公司 Design methods for e-beam direct write lithography
CN103086321A (en) * 2013-01-25 2013-05-08 中国科学院上海微系统与信息技术研究所 Method for manufacturing monocrystalline silicon nano-long needle point on (111) type silicon chip
WO2017048671A1 (en) * 2015-09-15 2017-03-23 President And Fellows Of Harvard College Wavelength selective optical nanostructures fabricated on the surface of bulk homogenous substrates
CN108732652A (en) * 2018-05-25 2018-11-02 厦门大学 A kind of nitride photonic crystal and preparation method thereof
CN110673245A (en) * 2019-09-11 2020-01-10 宁波南大光电材料有限公司 Manufacturing method of helical tooth pattern grating plate and grating plate

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102348315A (en) * 2011-08-04 2012-02-08 合肥泰禾光电科技有限公司 Light-emitting diode (LED) background light of material sorting equipment with adjustable color and brightness

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101826453B (en) * 2009-02-11 2013-03-06 台湾积体电路制造股份有限公司 Design methods for e-beam direct write lithography
CN101691205B (en) * 2009-06-10 2012-02-29 中国科学院苏州纳米技术与纳米仿生研究所 Method for improving the proximity effect of electron beam exposure on film metal material
CN101654221B (en) * 2009-06-10 2012-01-11 中国科学院苏州纳米技术与纳米仿生研究所 Electron beam exposure method for processing limit nano pattern on silicon material of insulator
CN102437017B (en) * 2011-09-30 2014-03-12 中国科学院上海微系统与信息技术研究所 Method for preparing nano structure on surface of (111) silicon wafer
CN102437017A (en) * 2011-09-30 2012-05-02 中国科学院上海微系统与信息技术研究所 Method for preparing nano structure on surface of (111) silicon wafer
CN102398889A (en) * 2011-09-30 2012-04-04 中国科学院上海微系统与信息技术研究所 Method for preparing nanostructure on surface of (100) silicon-on-insulator (SOI) chip from top to bottom
CN103086321A (en) * 2013-01-25 2013-05-08 中国科学院上海微系统与信息技术研究所 Method for manufacturing monocrystalline silicon nano-long needle point on (111) type silicon chip
CN103086321B (en) * 2013-01-25 2015-08-05 中国科学院上海微系统与信息技术研究所 A kind of method making monocrystalline silicon nanometer minute hand point on (111) type silicon chip
WO2017048671A1 (en) * 2015-09-15 2017-03-23 President And Fellows Of Harvard College Wavelength selective optical nanostructures fabricated on the surface of bulk homogenous substrates
US11474282B2 (en) 2015-09-15 2022-10-18 President And Fellows Of Harvard College Wavelength selective optical nanostructures fabricated on the surface of bulk homogenous substrates
CN108732652A (en) * 2018-05-25 2018-11-02 厦门大学 A kind of nitride photonic crystal and preparation method thereof
CN110673245A (en) * 2019-09-11 2020-01-10 宁波南大光电材料有限公司 Manufacturing method of helical tooth pattern grating plate and grating plate
CN110673245B (en) * 2019-09-11 2022-03-22 宁波南大光电材料有限公司 Manufacturing method of helical tooth pattern grating plate and grating plate

Also Published As

Publication number Publication date
CN100591614C (en) 2010-02-24

Similar Documents

Publication Publication Date Title
CN100591614C (en) Method for preparing silicon nanostructure based on nonaqueous etching and wet corrosion technique
Bagolini et al. Polyimide sacrificial layer and novel materials for post-processing surface micromachining
Utech et al. Tailoring re-entrant geometry in inverse colloidal monolayers to control surface wettability
US8691104B2 (en) Nanotextured surfaces and related methods, systems, and uses
Xue et al. Ordered micro/nanostructures with geometric gradient: from integrated wettability “library” to anisotropic wetting surface
Jiang Large-scale fabrication of periodic nanostructured materials by using hexagonal non-close-packed colloidal crystals as templates
Yamada et al. Fabrication of arrays of tapered silicon micro-/nano-pillars by metal-assisted chemical etching and anisotropic wet etching
KR100627139B1 (en) Micromechanical structures and Method thereof
Deng et al. Massive fabrication of silicon nanopore arrays with tunable shapes
CN105229530A (en) Use the nano surface manufacture method of the polymer nanocomposite mask of self assembly
Hu et al. Hierarchically structured re-entrant microstructures for superhydrophobic surfaces with extremely low hysteresis
Song et al. Smoothing dry-etched microstructure sidewalls using focused ion beam milling for optical applications
Deng et al. Controllable shrinking of inverted-pyramid silicon nanopore arrays by dry-oxygen oxidation
Huang et al. The atomic layer deposition array defined by etch-back technique: A new method to fabricate TiO2 nanopillars, nanotubes and nanochannel arrays
KR20100097369A (en) Method for manufacturing lithography-free fabrication of subwavelength antireflection structures using thermally dewetted alloy etch mask and substrate manufactured with said method
CN105858597B (en) Preparation method of the suspended metal nano gap to structure
Sarkar et al. Mimicking nanometer atomic processes on a micrometer scale via electrophoretic deposition
Xu et al. Biomimetic moth-eye anti-reflective poly-(methyl methacrylate) nanostructural coating
CN102765695A (en) Method of manufacturing wafer-level low-dimensional nano-structure based on self-focusing of electrostatic field singular-point
US20160136682A1 (en) Nanoparticle coated substrates and method of making the same
Xu et al. Fabrication of SiC concave microlens array mold based on microspheres self-assembly
Li et al. High-aspect-ratio microstructures with versatile slanting angles on silicon by uniform metal-assisted chemical etching
Wang et al. High aspect ratio sharp nanotip for nanocantilever integration at CMOS compatible temperature
Deng et al. Fabrication of octagonal and dodecagonal single crystal Si micropyramids via etching without using a pre-patterned mask
Ren et al. Building cavities in microspheres and nanospheres

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100224

Termination date: 20100725