CN101017823A - Vertical self-align suspending drain MOS audion and its making method - Google Patents
Vertical self-align suspending drain MOS audion and its making method Download PDFInfo
- Publication number
- CN101017823A CN101017823A CN 200610124138 CN200610124138A CN101017823A CN 101017823 A CN101017823 A CN 101017823A CN 200610124138 CN200610124138 CN 200610124138 CN 200610124138 A CN200610124138 A CN 200610124138A CN 101017823 A CN101017823 A CN 101017823A
- Authority
- CN
- China
- Prior art keywords
- type
- region
- ion
- epitaxial loayer
- described step
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The disclosed vertical self-alignment suspension drain MOS triode comprises: a silicon substrate (1), a drain metal (2), a source metal (3) and grid metal (4) both used to fill (90) and connected with (51) and (52)and (7), an extension layer (8), an oxidation layer (9) with a throughhole (90), a trap area (51), a source area (52), two grid oxidation layers (60, 61), a multicrystal silicon grid (7) with two parts (71 and 72), and a suspension drain area (53) in area (51) under (71 and 72). This product has low conductive resistance, small grid capacitance and fast ac response.
Description
Technical field
The present invention relates to a kind of vertical-type autoregistration suspending drain MOS audion and manufacture method thereof.
Background technology
" MOSFET " is the abbreviation of English " metal-oxide-semiconductor field effecttransistor ", and meaning i.e. " mos field effect transistor ", and its principle is the basis of all modern integrated circuits chips.A MOSFET device is made of three essential parts: source electrode (S), grid (G) and drain electrode (D).If load a voltage at grid, as the cut-in voltage V of this voltage greater than MOSFET
THThe time, source electrode has just formed a current paths between drain electrode; If on grid, there is not voltage or institute's making alive cut-in voltage V less than MOSFET
TH, transistor just this path blocking-up, just is in closing state so.Utilize this function, a plurality of transistors can be formed various circuit together.The signal that small-signal MOSFET is mainly used in analog circuit amplifies and impedance conversion, but also can be applicable to switch.Power MOSFET removes minority and is applied to audio-frequency power amplifier, works in the range of linearity, and great majority work on off state as switch and driver, and withstand voltage from tens volts to last kilovolt, operating current can reach several amperes to tens amperes.In recent years, no matter be that little signal or power MOSFET are because it is the unlatching of voltage control grid, be easy to design, therefore have opening speed faster simultaneously, be widely used in fields such as power supply, computer and peripheral hardware (soft, hard disk drive, printer, scanner etc.), consumer electronics product, communicator, automotive electronics and Industry Control.
Structure such as Fig. 1 of traditional vertical MOS triode, shown in Figure 2, common N channel vertical type MOS triode comprises N type silicon substrate 1, be positioned at the drain metal 2 at N type silicon substrate 1 back side, be positioned at the N type epitaxial loayer 8 in N type silicon substrate 1 front, be formed at the oxide layer 9 in N type epitaxial loayer 8 fronts, be positioned at the source metal 3 in oxide layer 9 fronts, gate metal 4, be implanted to the P type well region 51 in the epitaxial loayer 8, N+ source region 52, grow in the gate oxide 60 on the epitaxial loayer 8,61, be positioned at gate oxide 60, polysilicon gate 7 on 61, source metal 3, gate metal 4 fill several through holes that are positioned at oxide layer 9 also respectively with P type well region 51, N+ source region 52 and polysilicon gate 7 are connected.The conducting resistance of this vertical MOS triode is bigger, has influenced conductivity, and electrical loss is bigger; In addition, the polysilicon gate and the electric capacity between the substrate of this vertical MOS triode are bigger, and it is slow to exchange reaction, influence the unlatching performance of device.
Summary of the invention
Technical problem to be solved by this invention is to overcome the deficiencies in the prior art, provide a kind of conducting resistance little, conduct electricity very well, grid capacitance is little, exchange swift vertical-type autoregistration suspending drain MOS audion.
In addition, the present invention also provides a kind of method of making this vertical-type autoregistration suspending drain MOS audion.
The technical scheme that vertical-type autoregistration suspending drain MOS audion of the present invention is adopted is: vertical-type autoregistration suspending drain MOS audion of the present invention comprises silicon substrate, be positioned at the drain metal at the described silicon substrate back side, be positioned at the epitaxial loayer in described silicon substrate front, be formed at the oxide layer in described epitaxial loayer front, be positioned at the source metal in described oxide layer front, gate metal, be implanted to the well region in the described epitaxial loayer, the source region, grow in the gate oxide I in described epitaxial loayer front, gate oxide II, be positioned at described gate oxide I, polysilicon gate on the described gate oxide II, several contact holes are arranged in the described oxide layer, described source metal, described gate metal fill several described contact holes and respectively with described well region, described source region and described polysilicon gate are connected, be arranged in every separated separated into two parts of described polysilicon gate on the described gate oxide II, between the described well region in corresponding below the suspension drain region arranged between the described polysilicon gate of two parts.
Described vertical-type autoregistration suspending drain MOS audion also comprises the high voltage protective diffusion region, and described high voltage protective diffusion region is positioned at described epitaxial loayer, and described high voltage protective diffusion region polarity is opposite with described silicon substrate polarity.
Described silicon substrate is a N type substrate, and described epitaxial loayer is a N type extension, and described well region is a P type well region, and described source region is the N+ source region, and described suspension drain region is N type drain region; Perhaps described silicon substrate is a P type substrate, and described epitaxial loayer is a P type extension, and described well region is a N type well region, and described source region is the P+ source region, and described suspension drain region is P type drain region.
Described source metal, described gate metal are aluminium or copper or silicon-aluminum, and described drain metal is titanium, nickel, silver-colored three-layer metal or titanium, nickel, silver, tin, five layers of metal of silver.
First kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: it may further comprise the steps:
(a) form gate oxide I: the upper surface of described epitaxial loayer is grown the protect oxide layer film at oxidation boiler tube internal heating oxidation, on mask aligner, utilize the Resistance reticle to carry out photoetching then, to the etching of protect oxide layer film, form described gate oxide I and Resistance with the corrosive liquid that contains HF;
(b) form gate oxide II: grow described gate oxide II at oxidation boiler tube internal heating oxidation;
(c) form polysilicon gate: with the Low Pressure Chemical Vapor Deposition deposit spathic silicon, in diffusion furnace tube, foreign matter of phosphor ion or arsenic ion are injected described polysilicon then to polysilicon doping N type foreign matter of phosphor or with ion implantation, on mask aligner, utilize the grid reticle to carry out photoetching again, with dry method etch technology polysilicon is carried out etching again, form described polysilicon gate;
(d) form the suspension drain region: may further comprise the steps: (d1) with ion implantor will be identical with described epitaxial loayer polarity impurity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer, form N type or P type doped region; (d2) give high temperature again and drive in, form described suspension drain region;
(e) form Resistance II: utilize the well region reticle to carry out photoetching on mask aligner, remaining photoresist forms Resistance II;
(f) form well region: may further comprise the steps: (f1) will mix and inject in the described epitaxial loayer, and form P type or N type doped region with the opposite polarity boron ion of described epitaxial loayer or boron difluoride or phosphonium ion; (f2) remove described Resistance II with dry method or the wet method technology of removing photoresist again; (f3) give high temperature again and drive in, form P type or N type district, promptly form described well region;
(g) form the source region: may further comprise the steps: (g1) on mask aligner, utilize the source region photolithography plate to carry out photoetching, form Resistance II once more, then with ion implantor will be identical with described epitaxial loayer polarity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer, form N+ or P+ heavily doped region; (g2) remove described Resistance II with dry method or the wet method technology of removing photoresist again; (g3) again the N+ that forms or P+ heavily doped region are given high temperature and drive in, promptly form described source region;
(h) form oxide layer:, promptly form described oxide layer with aumospheric pressure cvd method deposition medium oxide layer;
(i) form contact hole: on mask aligner, utilize the contact hole reticle to carry out photoetching, with etch process described oxide layer is carried out etching again, form described contact hole;
(j) form source metal, gate metal: with the method depositing metal layers of sputter or evaporation, on mask aligner, utilize the metal level lay photoetching mask plate to carry out photoetching then, with dry method or wet etching process metal level is carried out etching again, form described source metal, described gate metal;
(k) form drain metal: use the method for evaporation to form the multiple layer metal layer, promptly form drain metal at the back side of described silicon substrate (1).
Further, second kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: carry out described step (e) after described step (c) is finished, after finishing, described step (e) carries out following steps successively: described step (f1), described step (f2), described step (d1), step (f3), form described suspension drain region (53), described well region (51), then then carry out described step (g), described step (h), described step (i), described step (j), described step (k).
Further, the third technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: carry out described step (e), described step (f) after described step (c) is finished, after finishing, described step (f) carries out following steps successively: described step (g1), described step (g2), described step (d1), step (g3), form described suspension drain region (53), described source region (52), then then carry out described step (h), described step (i), described step (j), described step (k).
Further, the 4th kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: when described MOS triode is the N-channel MOS triode, described step (f), step (g) adopt following steps to replace:
(f ') form well region, source region: may further comprise the steps: (f1 ') will mix with opposite polarity boron ion of described epitaxial loayer or boron difluoride and inject in the described epitaxial loayer, form P type doped region; (f2 ') with ion implantor the arsenic ion identical with described epitaxial loayer polarity injected described epitaxial loayer then, form the N+ heavily doped region; (f3 ') removes described Resistance II with dry method or the wet method technology of removing photoresist again; (f4 ') gives high temperature simultaneously to the P type that forms and N+ heavily doped region again and drives in, and promptly forms described well region, described source region.
The 5th kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: it may further comprise the steps:
(a) form the guard ring barrier layer: the upper surface of described epitaxial loayer is grown the protect oxide layer film at oxidation boiler tube internal heating oxidation, on mask aligner, utilize the guard ring reticle to carry out photoetching then, with the corrosive liquid that contains HF to the etching of protect oxide layer film, form the guard ring barrier layer, and will mix with the opposite polarity boron ion of described epitaxial loayer or boron difluoride or phosphonium ion or arsenic ion with ion implantor and to inject described epitaxial loayer;
(b) form the high voltage protective diffusion region: in the oxidation boiler tube boron ion or boron difluoride or arsenic ion or phosphonium ion are given high temperature and drive in, thermal oxide growth goes out oxide layer, forms P+ or N+ district at last, promptly forms described high voltage protective diffusion region;
(c) form gate oxide I: on mask aligner, utilize the Resistance reticle to carry out photoetching, to the etching of protect oxide layer film, form described gate oxide I and Resistance I with the corrosive liquid that contains HF;
(d) form gate oxide II: grow described gate oxide II at oxidation boiler tube internal heating oxidation;
(e) form polysilicon gate: with the Low Pressure Chemical Vapor Deposition deposit spathic silicon, in diffusion furnace tube, foreign matter of phosphor ion or arsenic ion are injected described polysilicon then to polysilicon doping N type foreign matter of phosphor or with ion implantation, on mask aligner, utilize the grid reticle to carry out photoetching again, with dry method etch technology polysilicon is carried out etching again, form described polysilicon gate;
(f) form the suspension drain region: may further comprise the steps: (f1) with ion implantor will be identical with described epitaxial loayer polarity impurity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer, form N type or P type doped region; (f2) give high temperature again and drive in, form described suspension drain region;
(g) form Resistance II: utilize the well region reticle to carry out photoetching on mask aligner, remaining photoresist forms Resistance II;
(h) form well region: may further comprise the steps: (h1) will mix and inject in the described epitaxial loayer, and form P type or N type doped region with the opposite polarity boron ion of described epitaxial loayer or boron difluoride or phosphonium ion; (h2) remove described Resistance II with dry method or the wet method technology of removing photoresist again; (h3) give high temperature again and drive in, form P type or N type district, promptly form described well region;
(i) form the source region: may further comprise the steps: (i1) on mask aligner, utilize the source region photolithography plate to carry out photoetching, form Resistance II once more, then with ion implantor will be identical with described epitaxial loayer polarity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer, form N+ or P+ heavily doped region; (i2) remove described Resistance II with dry method or the wet method technology of removing photoresist again; (i3) again the N+ that forms or P+ heavily doped region are given high temperature and drive in, promptly form described source region;
(j) form oxide layer:, promptly form described oxide layer with aumospheric pressure cvd method deposition medium oxide layer;
(k) form contact hole: on mask aligner, utilize the contact hole reticle to carry out photoetching, with etch process described oxide layer is carried out etching again, form described contact hole;
(l) form source metal, gate metal: with the method depositing metal layers of sputter or evaporation, on mask aligner, utilize the metal level lay photoetching mask plate to carry out photoetching then, with dry method or wet etching process metal level is carried out etching again, form described source metal, described gate metal;
(m) form drain metal: use the method for evaporation to form the multiple layer metal layer, promptly form drain metal at the back side of described silicon substrate (l).
Further, the 6th kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: carry out described step (g) after described step (e) is finished, after finishing, described step (g) carries out following steps successively: described step (h1), described step (h2), described step (f1), step (h3), form described suspension drain region (53), described well region (51), then then carry out described step (i), described step (j), described step (k), described step (l), described step (m).
Further, the 7th kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: carry out described step (g), described step (h) after described step (e) is finished, after finishing, described step (h) carries out following steps successively: described step (i1), described step (i2), described step (f1), step (i3), form described suspension drain region (53), described source region (52), then then carry out described step (j), described step (k), described step (l), described step (m).
Further, the 8th kind of technical scheme that manufacture method adopted of vertical-type autoregistration suspending drain MOS audion of the present invention is: when described MOS triode is the N-channel MOS triode, described step (h), step (i) adopt following steps to replace:
(h ') form well region, source region: may further comprise the steps: (h1 ') will mix with opposite polarity boron ion of described epitaxial loayer or boron difluoride and inject in the described epitaxial loayer, form P type doped region; (h2 ') with ion implantor the arsenic ion identical with described epitaxial loayer polarity injected described epitaxial loayer then, form the N+ heavily doped region; (h3 ') removes described Resistance II with dry method or the wet method technology of removing photoresist again; (h4 ') gives high temperature simultaneously to the P type that forms and N+ heavily doped region again and drives in, and promptly forms described well region, described source region.
The invention has the beneficial effects as follows: because vertical-type autoregistration suspending drain MOS audion of the present invention is arranged in every separated separated into two parts of described polysilicon gate on the described gate oxide II, between the described well region in corresponding below the suspension drain region is arranged between the described polysilicon gate of two parts, thereby can reduce the accumulation layer resistance R of MOSFET
AcAnd junction type district resistance R
JFETThereby reduce the conducting resistance of power MOSFET, improve electric conductivity, reduce loss, in addition, described polysilicon gate area reduces, thereby reduced the electric capacity between polysilicon gate and the substrate, it is fast to make that MOSFET exchanges reaction, and the speed-sensitive switch characteristic is good, improve the performance of switching at a high speed, thus vertical-type autoregistration suspending drain MOS audion conducting resistance of the present invention little, conduct electricity very well, grid capacitance is little, exchange reaction soon; In like manner, adopt manufacture method of the present invention, the vertical-type autoregistration suspending drain MOS audion of manufacturing has above-mentioned advantage, and the doping process has reduced the step of photoetching and aligning, implant doping elements automatically, so technology is easy, the production efficiency height, good product quality.
Description of drawings
Fig. 1 is the Facad structure schematic diagram of existing vertical MOS triode;
Fig. 2 is the A-A section structure schematic diagram of vertical MOS triode shown in Figure 1;
Fig. 3 is the section structure schematic diagram of the embodiment of the invention one to four vertical-type autoregistration suspending drain MOS audion;
Fig. 4 is the E-E section structure schematic diagram of vertical-type autoregistration suspending drain MOS audion shown in Figure 3;
Fig. 5 is the section structure schematic diagram of the embodiment of the invention five to eight vertical-type autoregistration suspending drain MOS audions;
Fig. 6 is the structural representation after the manufacture method step (a) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Fig. 7 is the structural representation after the manufacture method step (b) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Fig. 8 is the structural representation after the manufacture method step (c) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Fig. 9 is the structural representation after the manufacture method step (d) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 10 is the structural representation after the manufacture method step (e) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 11 is the structural representation after the manufacture method step (f1) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 12 is the structural representation after the manufacture method step (f3) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 13 is the structural representation after the manufacture method step (g1) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 14 is the structural representation after the manufacture method step (g3) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 15 is the structural representation after the manufacture method step (f2 ') of the embodiment of the invention four vertical-type autoregistration suspending drain MOS audions is finished;
Figure 16 is the structural representation after the manufacture method step (h) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 17 is the structural representation after the manufacture method step (i) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished
Figure 18 is the structural representation after the manufacture method step (j) of the embodiment of the invention one vertical-type autoregistration suspending drain MOS audion is finished;
Figure 19 is the structural representation after the manufacture method step (a) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 20 is the structural representation after the manufacture method step (b) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 21 is the structural representation after the manufacture method step (c) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 22 is the structural representation after the manufacture method step (d) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 23 is the structural representation after the manufacture method step (e) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 24 is the structural representation after the manufacture method step (f) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 25 is the structural representation after the manufacture method step (g) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 26 is the structural representation after the manufacture method step (h1) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 27 is the structural representation after the manufacture method step (h3) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 28 is the structural representation after the manufacture method step (i1) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 29 is the structural representation after the manufacture method step (i3) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 30 is the structural representation after the manufacture method step (h2 ') of the embodiment of the invention eight vertical-type autoregistration suspending drain MOS audions is finished
Figure 31 is the structural representation that the manufacture method step (j) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished the opisthogenesis end;
Figure 32 is the structural representation of drain terminal after the manufacture method step (k) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished;
Figure 33 is the structural representation that the manufacture method step (l) of the embodiment of the invention five vertical-type autoregistration suspending drain MOS audions is finished the opisthogenesis end.
Embodiment
Embodiment one:
As Fig. 3, shown in Figure 4, the vertical-type autoregistration suspending drain MOS audion of present embodiment is N-channel MOS FET, it comprises N type silicon substrate 1, be positioned at the drain metal 2 at described silicon substrate 1 back side, be positioned at the N type epitaxial loayer 8 in described silicon substrate 1 front, be formed at the oxide layer 9 in described epitaxial loayer 8 fronts, be positioned at the source metal 3 in described oxide layer 9 fronts, gate metal 4, be implanted to the P type well region 51 in the described epitaxial loayer 8, N+ source region 52, grow in the gate oxide I60 in described epitaxial loayer 8 fronts, gate oxide II61, be positioned at described gate oxide I60, polysilicon gate 7 on the described gate oxide II61, five contact holes 90 are arranged in the described oxide layer 9, described source metal 3, described gate metal 4 fill five described contact holes 90 and respectively with described well region 51, described source region 52 and described polysilicon gate 7 are connected, be arranged in every described polysilicon gate 7 separated separated into two parts 71 on the described gate oxide II61,72, the described polysilicon gate 71 of two parts, between the described well region 51 in corresponding below N type suspension drain region 53 is arranged between 72, described source metal 3, described gate metal 4 is an aluminium, can certainly be copper or silicon-aluminum, described drain metal 2 is a titanium, nickel, the silver three-layer metal can certainly be titanium, nickel, silver, tin, five layers of metal of silver.
As Fig. 3, Fig. 6～Figure 14, Figure 16～shown in Figure 180, the manufacture method of the vertical-type autoregistration suspending drain MOS audion of present embodiment may further comprise the steps:
(a) form gate oxide I: the upper surface of described epitaxial loayer 8 is grown the protect oxide layer film that thickness is 5000 dusts at oxidation boiler tube internal heating oxidation, the thickness range of described protect oxide layer film can be controlled in 2000～8000 dusts, on mask aligner, utilize N+ Resistance reticle to carry out photoetching then, with the corrosive liquid that contains HF to the etching of protect oxide layer film, form described gate oxide I60 and N+ Resistance 62, the last sectional drawing that forms of this step as shown in Figure 6;
(b) form gate oxide II: grow the described gate oxide II61 that thickness is 250 dusts at oxidation boiler tube internal heating oxidation, the thickness range of described gate oxide II61 can be controlled in 80～500 dusts, and the last sectional drawing that forms of this step as shown in Figure 7;
(c) form polysilicon gate: with the Low Pressure Chemical Vapor Deposition deposit thickness is the polysilicon of 5000 dusts, the thickness range of described polysilicon can be controlled in 2000～7000 dusts, then in diffusion furnace tube to polysilicon doping N type foreign matter of phosphor, can certainly with ion implantor under the energy of 50～200keV with 1 * 10
15～1 * 10
16/ cm
2The foreign matter of phosphor ion or the arsenic ion of dosage inject described polysilicon, on mask aligner, utilize the grid reticle to carry out photoetching again, with dry method etch technology polysilicon is carried out etching again, form described polysilicon gate 7,71,72, the last sectional drawing that forms of this step as shown in Figure 8;
(d) form the suspension drain region: may further comprise the steps: (d1) with ion implantor under the energy of 50～200keV with 0～1 * 10
15/ cm
2The foreign matter of phosphor ion of dosage or arsenic ion inject described epitaxial loayer 8, form N type doped region; (d2) give high temperature again under 1000～1150 ℃ temperature and drive in 30 minutes to 10 hours, the formation degree of depth is 0～5 micron described suspension drain region 53, and the last sectional drawing that forms of this step as shown in Figure 9;
(e) form Resistance II: utilize P type well region reticle to carry out photoetching on mask aligner, remaining photoresist forms Resistance II63, and the last sectional drawing that forms of this step as shown in figure 10;
(f) form well region: may further comprise the steps: be 1 * 10 (f1) with dosage
13～5 * 10
14/ cm
2The boron ion P type energy that is entrained in 50～200keV inject down in the described epitaxial loayer 8, form P type doped region, the last sectional drawing that forms of this step as shown in figure 11; (f2) remove described Resistance II63 with the dry method technology of removing photoresist again, can certainly adopt wet etching process to remove described Resistance II63; (f3) give high temperature again under 1000～1150 ℃ temperature and drive in 30 minutes to 10 hours, the formation degree of depth is 0.5～5 micron a described P type well region 51, and the boron ion also can adopt boron difluoride to substitute certainly, and the last sectional drawing that forms of this step as shown in figure 12;
(g) form the source region: may further comprise the steps: (g1) on mask aligner, utilize N type source region photolithography plate to carry out photoetching, form Resistance II63 once more, use then ion implantor under the energy of 50～200keV with 1 * 10
15～1 * 10
16/ cm
2The arsenic ion of dosage injects described epitaxial loayer 8, forms the N+ heavily doped region, and the last sectional drawing that forms of this step as shown in figure 13; (g2) remove described Resistance II63 with the dry method technology of removing photoresist again, can certainly adopt wet etching process to remove described Resistance II63; (g3) give high temperature again under 800～1000 ℃ temperature and drive in 30 minutes to 5 hours, the formation degree of depth is 0.2～0.5 micron described source region 52, and the last sectional drawing that forms of this step as shown in figure 14;
(h) form oxide layer: with aumospheric pressure cvd method deposit thickness is the medium oxide layer of 12000 dusts, described medium thickness of oxide layer scope can be controlled in 8000～20000 dusts, form described oxide layer 9, the last sectional drawing that forms of this step as shown in figure 16;
(i) form contact hole: utilize the contact hole reticle to carry out photoetching on mask aligner, with etch process described oxide layer 9 is carried out etching again, form described contact hole 90, the last sectional drawing that forms of this step as shown in figure 17;
(j) form source metal, gate metal: the method deposit thickness with sputter or evaporation is the metal level of 30000 dusts, described metal layer thickness scope can be controlled in 10000～50000 dusts, on mask aligner, utilize the metal level lay photoetching mask plate to carry out photoetching then, with dry method etch technology metal level is carried out etching again, can certainly adopt wet etching process to carry out etching, form described source metal 3, described gate metal 4, the last sectional drawing that forms of this step as shown in figure 18;
(k) form drain metal: use the method for evaporation to form the multiple layer metal layer at the back side of described silicon substrate 1, promptly form drain metal 2, the last sectional drawing that forms of this step as shown in Figure 3.
Embodiment two:
The difference of present embodiment and embodiment one is manufacture method: carry out described step (e) after described step (c) is finished, after finishing, described step (e) carries out following steps successively: described step (f1), described step (f2), described step (d1), step (f3), promptly drive in step and form described suspension drain region 53, described well region 51, then then carry out described step (g), described step (h), described step (i), described step (j), described step (k) by a high temperature.
All the other features of present embodiment are identical with embodiment one.
Embodiment three:
The difference of present embodiment and embodiment one is manufacture method: carry out described step (e), described step (f) after described step (c) is finished, after finishing, described step (f) carries out following steps successively: described step (g1), described step (g2), described step (d1), step (g3), promptly drive in step and form described suspension drain region 53, described source region 52, then then carry out described step (h), described step (i), described step (j), described step (k) by a high temperature.
All the other features of present embodiment are identical with embodiment one.
Embodiment four:
The difference of present embodiment and embodiment one is manufacture method: embodiment one described step (f), step (g) adopt following steps to replace:
(f ') form well region, source region: may further comprise the steps: (f1 ') with 1 * 10
13～5 * 10
14/ cm
2The energy that the boron ion P type of dosage is entrained in 50～200keV injects down in the described epitaxial loayer 8, forms P type doped region,, the last sectional drawing that forms of this step is as shown in figure 11; (f2 ') use then ion implantor under the energy of 50～200keV with 1 * 10
15～1 * 10
16/ cm
2The arsenic ion of dosage injects described epitaxial loayer 8, forms the N+ heavily doped region, and the last sectional drawing that forms of this step as shown in figure 15; (f3 ') removes described Resistance II63 with the wet method technology of removing photoresist again; (f4 ') gives high temperature again and drives in 30 minutes to 10 hours under 1000～1150 ℃ temperature, forming the degree of depth is 0.5～5 micron described P type well region 51, the described source region 52 that the degree of depth is 0.2～0.5 micron, and the last sectional drawing that forms of this step as shown in figure 14.
Present embodiment utilizes that arsenic ion diffusion coefficient at high temperature in source region carries out well region simultaneously than the slow a lot of characteristic of well region boron ion, the source region drives in, and this promptly practises the double diffusion of title.
All the other features of present embodiment are identical with embodiment one.
Embodiment five:
As shown in Figure 5; the vertical-type autoregistration suspending drain MOS audion of present embodiment is the P channel mosfet; the difference of it and embodiment one is: present embodiment also comprises high voltage protective diffusion region 10; described high voltage protective diffusion region 10 is positioned at described epitaxial loayer 8, and described silicon substrate 1 is a P type substrate, and described epitaxial loayer 8 is a P type extension; described high voltage protective diffusion region 10 is the N type; described well region 51 is a N type well region, and described source region 52 is the P+ source region, and described suspension drain region 53 is P type drain region.All the other features are identical with embodiment one.
As Fig. 5, Figure 19～Figure 29, Figure 31～shown in Figure 33, the manufacture method of the vertical-type autoregistration suspending drain MOS audion of present embodiment may further comprise the steps:
(a) form the guard ring barrier layer: the upper surface of described epitaxial loayer 8 is grown the protect oxide layer film that thickness is 8000 dusts at oxidation boiler tube internal heating oxidation; the thickness range of described protect oxide layer film can be controlled in 3000～10000 dusts; on mask aligner, utilize N+ guard ring reticle to carry out photoetching then; with the corrosive liquid that contains HF to the etching of protect oxide layer film; form guard ring barrier layer 64, and with ion implantor under the energy of 50～200keV with 1 * 10
12～1 * 10
14/ cm
2The arsenic ion of dosage or phosphonium ion inject described epitaxial loayer 8, and the last sectional drawing that forms of this step as shown in figure 19;
(b) form the high voltage protective diffusion region: in the oxidation boiler tube, arsenic ion or phosphonium ion are given high temperature under 1000～1150 ℃ temperature and drive in 30 minutes to 10 hours, thermal oxide growth goes out the oxide layer that thickness is 5000 dusts, form the N+ district at last, promptly form described high voltage protective diffusion region 10, the last sectional drawing that forms of this step as shown in figure 20;
(c) form gate oxide I: utilize P+ Resistance reticle to carry out photoetching on mask aligner, to the oxide layer etching, form described gate oxide I60 and P+ Resistance I62 with the corrosive liquid that contains HF, the last sectional drawing that forms of this step as shown in figure 21;
(d) form gate oxide II: grow the described gate oxide II61 that thickness is 1500 dusts at oxidation boiler tube internal heating oxidation, the thickness range of described gate oxide II61 can be controlled in 500～2000 dusts, and the last sectional drawing that forms of this step as shown in figure 22;
(e) form polysilicon gate: with the Low Pressure Chemical Vapor Deposition deposit thickness is the polysilicon of 5000 dusts, and the thickness range of described polysilicon can be controlled in 2000～7000 dusts, use then ion implantor under the energy of 50～200keV with 1 * 10
15～1 * 10
16/ cm
2The foreign matter of phosphor ion or the arsenic ion of dosage inject described polysilicon, can certainly be to polysilicon doping N type foreign matter of phosphor in diffusion furnace tube, on mask aligner, utilize the grid reticle to carry out photoetching again, with dry method etch technology polysilicon is carried out etching again, form described polysilicon gate 7, the last sectional drawing that forms of this step as shown in figure 23;
(f) form the suspension drain region: may further comprise the steps: (f1) with ion implantor under the energy of 50～200keV with 0～1 * 10
15/ cm
2The boron impurities ion of dosage injects described epitaxial loayer 8, forms P type doped region, and certainly, the boron ion also can adopt boron difluoride to substitute; (f2) give high temperature again under 1000～1150 ℃ temperature and drive in 30 minutes to 10 hours, the formation degree of depth is 0～5 micron described suspension drain region 53, and the last sectional drawing that forms of this step as shown in figure 24
(g) form Resistance II: utilize N type well region reticle to carry out photoetching on mask aligner, remaining photoresist forms Resistance II63, and the last sectional drawing that forms of this step as shown in figure 25;
(h) form well region: may further comprise the steps: be 1 * 10 (h1) with dosage
13～5 * 10
14/ cm
2The phosphonium ion N type energy that is entrained in 50～200keV inject down in the described epitaxial loayer 8, form N type doped region, the last sectional drawing that forms of this step as shown in figure 26; (h2) remove described Resistance II63 with wet etching process, can certainly adopt dry method etch technology to remove described Resistance II63; (h3) give high temperature again under 1000～1150 ℃ temperature and drive in 30 minutes to 10 hours, the formation degree of depth is 1～5 micron a described N type well region 51, and the last sectional drawing that forms of this step as shown in figure 27;
(i) form the source region: may further comprise the steps: (i1) on mask aligner, utilize P type source region photolithography plate to carry out photoetching, form Resistance II63 once more, use then ion implantor under the energy of 50～200keV with boron difluoride 1 * 10
14～1 * 10
16/ cm
2Dosage inject down described epitaxial loayer 8, form the P+ heavily doped region, boron difluoride also can adopt the boron ion substitution certainly, the last sectional drawing that forms of this step is as shown in figure 28; (i2) remove described Resistance II63 with the dry method technology of removing photoresist again; (i3) give high temperature again under 800～1000 ℃ temperature and drive in 30 minutes to 1 hour, the formation degree of depth is 0.2～0.5 micron described source region 52, and the last sectional drawing that forms of this step as shown in figure 29
(j) form oxide layer: with aumospheric pressure cvd method deposit thickness is the medium oxide layer of 12000 dusts, described medium thickness of oxide layer scope can be controlled in 8000～20000 dusts, form described oxide layer 9, the last sectional drawing that forms of this step as shown in figure 31;
(k) form contact hole: utilize the contact hole reticle to carry out photoetching on mask aligner, with etch process described oxide layer 9 is carried out etching again, form described contact hole 90, the last sectional drawing that forms of this step shown in figure 32;
(l) form source metal, gate metal: the method deposit thickness with sputter or evaporation is the metal level of 30000 dusts, described metal layer thickness scope can be controlled in 10000～50000 dusts, on mask aligner, utilize the metal level lay photoetching mask plate to carry out photoetching then, with wet etching process metal level is carried out etching again, can certainly adopt dry method etch technology to carry out etching, form described source metal 3, described gate metal 4, the last sectional drawing that forms of this step as shown in figure 33;
(m) form drain metal: use the method for evaporation to form the multiple layer metal layer at the back side of described silicon substrate 1, promptly form drain metal 2, the last sectional drawing that forms of this step as shown in Figure 5.
Embodiment six:
The difference of present embodiment and embodiment five is manufacture method: carry out described step (g) after described step (e) is finished, after finishing, described step (g) carries out following steps successively: described step (h1), described step (h2), described step (f1), step (h3), promptly drive in step and form described suspension drain region 53, described well region 51, then then carry out described step (i), described step (j), described step (k), described step (l), described step (m) by a high temperature.
All the other features of present embodiment are identical with embodiment five.
Embodiment seven:
The difference of present embodiment and embodiment five is manufacture method: carry out described step (g), described step (h) after described step (e) is finished, after finishing, described step (h) carries out following steps successively: described step (i1), described step (i2), described step (f1), step (i3), promptly drive in step and form described suspension drain region 53, described source region 52, then then carry out described step (j), described step (k), described step (l), described step (m) by a high temperature.
All the other features of present embodiment are identical with embodiment five.
Embodiment eight:
The vertical-type autoregistration suspending drain MOS audion of present embodiment and the difference of embodiment five are: the vertical-type autoregistration suspending drain MOS audion of present embodiment is N-channel MOS FET; the difference of it and embodiment five is: the described silicon substrate 1 of present embodiment is N type substrate; described epitaxial loayer 8 is the N extension; described high voltage protective diffusion region 10 is the P type; described well region 51 is the P well region; described source region 52 is the N source region, and described suspension drain region 53 is the N drain region.All the other features are identical with embodiment five.
The manufacture method of the vertical-type autoregistration suspending drain MOS audion of present embodiment and the difference of embodiment five are: embodiment five described steps (h), step (i) adopt following steps to replace:
(h ') form well region, source region: may further comprise the steps: (h1 ') with 1 * 10
13～5 * 10
14/ cm
2The energy that the boron ion P type of dosage is entrained in 50～200keV injects down in the described epitaxial loayer 8, forms P type doped region,, the last sectional drawing that forms of this step is as shown in figure 26; (h2 ') use then ion implantor under the energy of 50～200keV with 1 * 10
15～1 * 10
16/ cm
2The arsenic ion of dosage injects described epitaxial loayer 8, forms the N+ heavily doped region, and the last sectional drawing that forms of this step as shown in figure 30; (h3 ') removes described Resistance II63 with the wet method technology of removing photoresist again; (h4 ') gives high temperature again and drives in 30 minutes to 10 hours under 1000～1150 ℃ temperature, forming the degree of depth is 0.5～5 micron described P type well region 51, the described source region 52 that the degree of depth is 0.2～0.5 micron, and the last sectional drawing that forms of this step as shown in figure 29.
Above step is similar with the step among the embodiment four (f ').Present embodiment is the same with embodiment four, also is to utilize that arsenic ion diffusion coefficient at high temperature in source region carries out well region simultaneously than the slow a lot of characteristic of well region boron ion, the source region drives in.
In addition, other step of present embodiment is with the difference of embodiment five: owing to the material of the N type of the different corresponding doping that cause of channel type of the vertical-type autoregistration suspending drain MOS audion of present embodiment and embodiment five or p type impurity is different.
The present invention can be widely used in integrated circuit fields.
Claims (13)
1, a kind of vertical-type autoregistration suspending drain MOS audion, comprise silicon substrate (1), be positioned at the drain metal (2) at described silicon substrate (1) back side, be positioned at the positive epitaxial loayer (8) of described silicon substrate (1), be formed at the positive oxide layer (9) of described epitaxial loayer (8), be positioned at the positive source metal (3) of described oxide layer (9), gate metal (4), be implanted to the well region (51) in the described epitaxial loayer (8), source region (52), grow in the positive gate oxide I (60) of described epitaxial loayer (8), gate oxide II (61), be positioned at described gate oxide I (60), polysilicon gate (7) on the described gate oxide II (61), several contact holes (90) are arranged in the described oxide layer (9), described source metal (3), described gate metal (4) fill several described contact holes (90) and respectively with described well region (51), described source region (52) and described polysilicon gate (7) are connected, it is characterized in that: be arranged in the separated separated into two parts (71 of every described polysilicon gate (7) on the described gate oxide II (61), 72), the described polysilicon gate (71 of two parts, 72) between the corresponding described well region in below (51) suspension drain region (53) is arranged between.
2, vertical-type autoregistration suspending drain MOS audion according to claim 1; it is characterized in that: described vertical-type autoregistration suspending drain MOS audion also comprises high voltage protective diffusion region (10); described high voltage protective diffusion region (10) is positioned at described epitaxial loayer (8), and described high voltage protective diffusion region (10) polarity is opposite with described silicon substrate (1) polarity.
3, vertical-type autoregistration suspending drain MOS audion according to claim 1 and 2, it is characterized in that: described silicon substrate (1) is a N type substrate, described epitaxial loayer (8) is a N type extension, described well region (51) is a P type well region, described source region (52) is the N+ source region, and described suspension drain region (53) is N type drain region.
4, vertical-type autoregistration suspending drain MOS audion according to claim 1 and 2, it is characterized in that: described silicon substrate (1) is a P type substrate, described epitaxial loayer (8) is a P type extension, described well region (51) is a N type well region, described source region (52) is the P+ source region, and described suspension drain region (53) is P type drain region.
5, vertical-type autoregistration suspending drain MOS audion according to claim 1 and 2, it is characterized in that: described source metal (3), described gate metal (4) are aluminium or copper or silicon-aluminum, and described drain metal (2) is titanium, nickel, silver-colored three-layer metal or titanium, nickel, silver, tin, five layers of metal of silver.
6, a kind of method that is used to make the described vertical-type autoregistration of claim 1 suspending drain MOS audion is characterized in that: may further comprise the steps:
(a) form gate oxide I: the upper surface of described epitaxial loayer (8) is grown the protect oxide layer film at oxidation boiler tube internal heating oxidation, on mask aligner, utilize the Resistance reticle to carry out photoetching then, to the etching of protect oxide layer film, form described gate oxide I (60) and Resistance I (62) with the corrosive liquid that contains HF;
(b) form gate oxide II: grow described gate oxide II (61) at oxidation boiler tube internal heating oxidation;
(c) form polysilicon gate: with the Low Pressure Chemical Vapor Deposition deposit spathic silicon, in diffusion furnace tube, foreign matter of phosphor ion or arsenic ion are injected described polysilicon then to polysilicon doping N type foreign matter of phosphor or with ion implantation, on mask aligner, utilize the grid reticle to carry out photoetching again, with dry method etch technology polysilicon is carried out etching again, form described polysilicon gate (7), (71), (72);
(d) form the suspension drain region: may further comprise the steps: (d1) with ion implantor will be identical with described epitaxial loayer (8) polarity impurity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer (8), form N type or P type doped region; (d2) give high temperature again and drive in, form described suspension drain region (53);
(e) form Resistance II: utilize the well region reticle to carry out photoetching on mask aligner, remaining photoresist forms Resistance II (63);
(f) form well region: may further comprise the steps: (f1) will mix and inject in the described epitaxial loayer (8), and form P type or N type doped region with the opposite polarity boron ion of described epitaxial loayer (8) or boron difluoride or phosphonium ion; (f2) remove described Resistance II (63) with dry method or the wet method technology of removing photoresist again; (f3) give high temperature again and drive in, form P type or N type district, promptly form described well region (51);
(g) form the source region: may further comprise the steps: (g1) on mask aligner, utilize the source region photolithography plate to carry out photoetching, form Resistance II (63) once more, then with ion implantor will be identical with described epitaxial loayer (8) polarity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer (8), form N+ or P+ heavily doped region; (g2) remove described Resistance II (63) with dry method or the wet method technology of removing photoresist again; (g3) again the N+ that forms or P+ heavily doped region are given high temperature and drive in, promptly form described source region (52);
(h) form oxide layer:, promptly form described oxide layer (9) with aumospheric pressure cvd method deposition medium oxide layer;
(i) form contact hole: on mask aligner, utilize the contact hole reticle to carry out photoetching, with dry method or wet etching process described oxide layer (9) is carried out etching again, form described contact hole (90);
(j) form source metal, gate metal: with the method depositing metal layers of sputter or evaporation, on mask aligner, utilize the metal level lay photoetching mask plate to carry out photoetching then, with dry method or wet etching process metal level is carried out etching again, form described source metal (3), described gate metal (4);
(k) form drain metal: use the method for evaporation to form the multiple layer metal layer, promptly form drain metal (2) at the back side of described silicon substrate (1).
7, the manufacture method of vertical-type autoregistration suspending drain MOS audion according to claim 6, it is characterized in that: carry out described step (e) after described step (c) is finished, after finishing, described step (e) carries out following steps successively: described step (f1), described step (f2), described step (d1), step (f3), form described suspension drain region (53), described well region (51), then then carry out described step (g), described step (h), described step (i), described step (j), described step (k).
8, the manufacture method of vertical-type autoregistration suspending drain MOS audion according to claim 6, it is characterized in that: carry out described step (e), described step (f) after described step (c) is finished, after finishing, described step (f) carries out following steps successively: described step (g1), described step (g2), described step (d1), step (g3), form described suspension drain region (53), described source region (52), then then carry out described step (h), described step (i), described step (j), described step (k).
9, the manufacture method of vertical-type autoregistration suspending drain MOS audion according to claim 6 is characterized in that: described pliotron is a N channel power triode, and described step (f), step (g) adopt following steps to replace:
(f ') form well region, source region: may further comprise the steps: (f1 ') will mix with opposite polarity boron ion of described epitaxial loayer (8) or boron difluoride and inject in the described epitaxial loayer (8), form P type doped region; (f2 ') with ion implantor the arsenic ion identical with described epitaxial loayer (8) polarity injected described epitaxial loayer (8) then, form the N+ heavily doped region; (f3 ') removes described Resistance II (63) with dry method or the wet method technology of removing photoresist again; (f4 ') gives high temperature simultaneously to the P type that forms and N+ heavily doped region again and drives in, and promptly forms described well region (51), described source region (52).
10, a kind of method that is used to make the described vertical-type autoregistration of claim 2 suspending drain MOS audion is characterized in that: may further comprise the steps:
(a) form the guard ring barrier layer: the upper surface of described epitaxial loayer (8) is grown the protect oxide layer film at oxidation boiler tube internal heating oxidation, on mask aligner, utilize the guard ring reticle to carry out photoetching then, with the corrosive liquid that contains HF to the etching of protect oxide layer film, form guard ring barrier layer (64), and will mix with the opposite polarity boron ion of described epitaxial loayer (8) or boron difluoride or phosphonium ion or arsenic ion with ion implantor and to inject described epitaxial loayer (8);
(b) form the high voltage protective diffusion region: in the oxidation boiler tube boron ion or boron difluoride or phosphonium ion or arsenic ion are given high temperature and drive in, thermal oxide growth goes out oxide layer, forms P+ or N+ heavily doped region at last, promptly forms described high voltage protective diffusion region (10);
(c) form gate oxide I: on mask aligner, utilize the Resistance reticle to carry out photoetching, to the oxide layer etching, form described gate oxide I (60) and Resistance I (62) with the corrosive liquid that contains HF;
(d) form gate oxide II: grow described gate oxide II (61) at oxidation boiler tube internal heating oxidation:
(e) form polysilicon gate: with the Low Pressure Chemical Vapor Deposition deposit spathic silicon, in diffusion furnace tube, foreign matter of phosphor ion or arsenic ion are injected described polysilicon then to polysilicon doping N type foreign matter of phosphor or with ion implantation, on mask aligner, utilize the grid reticle to carry out photoetching again, with dry method etch technology polysilicon is carried out etching again, form described polysilicon gate (7), (71), (72);
(f) form the suspension drain region: may further comprise the steps: (f1) with ion implantor will be identical with described epitaxial loayer (8) polarity impurity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer (8), form N type or P type doped region; (f2) give high temperature again and drive in, form described suspension drain region (53);
(g) form Resistance II: utilize the well region reticle to carry out photoetching on mask aligner, remaining photoresist forms Resistance II (63);
(h) form well region: may further comprise the steps: (h1) will mix and inject in the described epitaxial loayer (8), and form P type or N type doped region with the opposite polarity boron ion of described epitaxial loayer (8) or boron difluoride or phosphonium ion; (h2) remove described Resistance II (63) with dry method or the wet method technology of removing photoresist again; (h3) give high temperature again and drive in, form P type or N type district, promptly form described well region (51);
(i) form the source region: may further comprise the steps: (i1) on mask aligner, utilize the source region photolithography plate to carry out photoetching, form Resistance II (63) once more, then with ion implantor will be identical with described epitaxial loayer (8) polarity arsenic ion or phosphonium ion or boron ion or boron difluoride inject described epitaxial loayer (8), form N+ or P+ heavily doped region; (i2) remove described Resistance II (63) with dry method or the wet method technology of removing photoresist again; (i3) again the N+ that forms or P+ heavily doped region are given high temperature and drive in, promptly form described source region (52);
(j) form oxide layer:, promptly form described oxide layer (9) with aumospheric pressure cvd method deposition medium oxide layer;
(k) form contact hole: on mask aligner, utilize the contact hole reticle to carry out photoetching, with etch process described oxide layer (9) is carried out etching again, form described contact hole (90);
(l) form source metal, gate metal: with the method depositing metal layers of sputter or evaporation, on mask aligner, utilize the metal level lay photoetching mask plate to carry out photoetching then, with dry method or wet etching process metal level is carried out etching again, form described source metal (3), described gate metal (4);
(m) form drain metal: use the method for evaporation to form the multiple layer metal layer, promptly form drain metal (2) at the back side of described silicon substrate (1).
11, the manufacture method of vertical-type autoregistration suspending drain MOS audion according to claim 10, it is characterized in that: carry out described step (g) after described step (e) is finished, after finishing, described step (g) carries out following steps successively: described step (h1), described step (h2), described step (f1), step (h3), form described suspension drain region (53), described well region (51), then then carry out described step (i), described step (j), described step (k), described step (l), described step (m).
12, the manufacture method of vertical-type autoregistration suspending drain MOS audion according to claim 10, it is characterized in that: carry out described step (g), described step (h) after described step (e) is finished, after finishing, described step (h) carries out following steps successively: described step (i1), described step (i2), described step (f1), step (i3), form described suspension drain region (53), described source region (52), then then carry out described step (j), described step (k), described step (l), described step (m).
13, the manufacture method of vertical-type autoregistration suspending drain MOS audion according to claim 10 is characterized in that: described MOS triode is the N-channel MOS triode, and described step (h), step (i) adopt following steps to replace:
(h ') form well region, source region: may further comprise the steps: (h1 ') will mix with opposite polarity boron ion of described epitaxial loayer (8) or boron difluoride and inject in the described epitaxial loayer (8), form P type doped region; (h2 ') with ion implantor the arsenic ion identical with described epitaxial loayer (8) polarity injected described epitaxial loayer (8) then, form the N+ heavily doped region; (h3 ') removes described Resistance II (63) with dry method or the wet method technology of removing photoresist again; (h4 ') gives high temperature simultaneously to the P type that forms and N+ heavily doped region again and drives in, and promptly forms described well region (51), described source region (52).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101241388A CN100559590C (en) | 2006-12-08 | 2006-12-08 | Vertical-type autoregistration suspending drain MOS audion and manufacture method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101241388A CN100559590C (en) | 2006-12-08 | 2006-12-08 | Vertical-type autoregistration suspending drain MOS audion and manufacture method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101017823A true CN101017823A (en) | 2007-08-15 |
| CN100559590C CN100559590C (en) | 2009-11-11 |
Family
ID=38726699
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101241388A Expired - Fee Related CN100559590C (en) | 2006-12-08 | 2006-12-08 | Vertical-type autoregistration suspending drain MOS audion and manufacture method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100559590C (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101916744A (en) * | 2010-07-23 | 2010-12-15 | 上海宏力半导体制造有限公司 | Method for reducing surface electric field in transistor |
| CN102214682A (en) * | 2011-06-03 | 2011-10-12 | 清华大学 | Semiconductor structure with suspended source electrode and drain electrode and formation method thereof |
| CN102214685A (en) * | 2011-06-03 | 2011-10-12 | 清华大学 | Semiconductor structure with suspended sources and drains as well as formation method thereof |
| CN102522335A (en) * | 2011-12-31 | 2012-06-27 | 杭州士兰集成电路有限公司 | Power device terminal ring production method and structure of terminal ring |
| CN102569493A (en) * | 2010-12-17 | 2012-07-11 | 上海凯世通半导体有限公司 | Doping method for solar energy wafer and doped wafer |
| CN103311108A (en) * | 2012-03-09 | 2013-09-18 | 北大方正集团有限公司 | CMOS transistor and polysilicon gate manufacturing method |
| CN103367398A (en) * | 2013-07-23 | 2013-10-23 | 上海北车永电电子科技有限公司 | Terminal guard ring and manufacturing method thereof |
| CN104835741A (en) * | 2014-02-12 | 2015-08-12 | 北大方正集团有限公司 | Plane VDMOS gate-source leakage processing method |
| CN106158614A (en) * | 2015-04-20 | 2016-11-23 | 北大方正集团有限公司 | The preparation method of semiconductor device |
| CN106684000A (en) * | 2015-11-09 | 2017-05-17 | 三星电子株式会社 | Method for producing auto-alignment vertical field effect transistor and microelectronic strcuture |
| CN109478566A (en) * | 2016-06-17 | 2019-03-15 | 英特尔公司 | With the field effect transistor with the self-aligning gate electrode of semiconductor fin |
| CN110544693A (en) * | 2018-05-29 | 2019-12-06 | 长鑫存储技术有限公司 | Method for producing semiconductor memory cell and semiconductor memory cell |
| CN114362693A (en) * | 2022-03-17 | 2022-04-15 | 壹甲子(成都)通讯有限公司 | Alternating current small signal driving radio frequency microwave amplifier |
| US11476338B2 (en) | 2015-09-11 | 2022-10-18 | Intel Corporation | Aluminum indium phosphide subfin germanium channel transistors |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4974059A (en) * | 1982-12-21 | 1990-11-27 | International Rectifier Corporation | Semiconductor high-power mosfet device |
-
2006
- 2006-12-08 CN CNB2006101241388A patent/CN100559590C/en not_active Expired - Fee Related
Cited By (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101916744A (en) * | 2010-07-23 | 2010-12-15 | 上海宏力半导体制造有限公司 | Method for reducing surface electric field in transistor |
| CN102569493B (en) * | 2010-12-17 | 2014-04-30 | 上海凯世通半导体有限公司 | Doping method for solar energy wafer and doped wafer |
| CN102569493A (en) * | 2010-12-17 | 2012-07-11 | 上海凯世通半导体有限公司 | Doping method for solar energy wafer and doped wafer |
| CN102214682A (en) * | 2011-06-03 | 2011-10-12 | 清华大学 | Semiconductor structure with suspended source electrode and drain electrode and formation method thereof |
| CN102214685A (en) * | 2011-06-03 | 2011-10-12 | 清华大学 | Semiconductor structure with suspended sources and drains as well as formation method thereof |
| CN102214685B (en) * | 2011-06-03 | 2013-05-22 | 清华大学 | Semiconductor structure with suspended sources and drains as well as formation method thereof |
| CN102214682B (en) * | 2011-06-03 | 2013-07-17 | 清华大学 | Semiconductor structure with suspended source electrode and drain electrode and formation method thereof |
| CN102522335B (en) * | 2011-12-31 | 2014-10-22 | 杭州士兰集成电路有限公司 | Power device terminal ring production method and structure of terminal ring |
| CN102522335A (en) * | 2011-12-31 | 2012-06-27 | 杭州士兰集成电路有限公司 | Power device terminal ring production method and structure of terminal ring |
| CN103311108A (en) * | 2012-03-09 | 2013-09-18 | 北大方正集团有限公司 | CMOS transistor and polysilicon gate manufacturing method |
| CN103367398A (en) * | 2013-07-23 | 2013-10-23 | 上海北车永电电子科技有限公司 | Terminal guard ring and manufacturing method thereof |
| CN103367398B (en) * | 2013-07-23 | 2017-03-15 | 上海北车永电电子科技有限公司 | Terminal protection ring and its manufacture method |
| CN104835741B (en) * | 2014-02-12 | 2018-04-27 | 北大方正集团有限公司 | The processing method of plane VDMOS grid source and drain electricity |
| CN104835741A (en) * | 2014-02-12 | 2015-08-12 | 北大方正集团有限公司 | Plane VDMOS gate-source leakage processing method |
| CN106158614B (en) * | 2015-04-20 | 2019-06-14 | 北大方正集团有限公司 | The preparation method of semiconductor devices |
| CN106158614A (en) * | 2015-04-20 | 2016-11-23 | 北大方正集团有限公司 | The preparation method of semiconductor device |
| US11476338B2 (en) | 2015-09-11 | 2022-10-18 | Intel Corporation | Aluminum indium phosphide subfin germanium channel transistors |
| CN106684000A (en) * | 2015-11-09 | 2017-05-17 | 三星电子株式会社 | Method for producing auto-alignment vertical field effect transistor and microelectronic strcuture |
| CN109478566A (en) * | 2016-06-17 | 2019-03-15 | 英特尔公司 | With the field effect transistor with the self-aligning gate electrode of semiconductor fin |
| US11276755B2 (en) | 2016-06-17 | 2022-03-15 | Intel Corporation | Field effect transistors with gate electrode self-aligned to semiconductor fin |
| CN110544693A (en) * | 2018-05-29 | 2019-12-06 | 长鑫存储技术有限公司 | Method for producing semiconductor memory cell and semiconductor memory cell |
| CN114362693A (en) * | 2022-03-17 | 2022-04-15 | 壹甲子(成都)通讯有限公司 | Alternating current small signal driving radio frequency microwave amplifier |
| CN114362693B (en) * | 2022-03-17 | 2022-05-17 | 壹甲子(成都)通讯有限公司 | Alternating current small signal driving radio frequency microwave amplifier |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100559590C (en) | 2009-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100559590C (en) | Vertical-type autoregistration suspending drain MOS audion and manufacture method | |
| CN101542738B (en) | Power mosfet device structure for high frequency applications | |
| WO2021196605A1 (en) | High-voltage super-junction dmos structure integrating starting tube, sampling tube and resistor and preparation method therefor | |
| CN107248533B (en) | Silicon carbide VDMOS device and manufacturing method thereof | |
| JP2670563B2 (en) | Method for manufacturing semiconductor device | |
| TWI229941B (en) | High voltage metal-oxide semiconductor device | |
| CN1007389B (en) | Semiconductor device | |
| CN110223919A (en) | A kind of shield grid groove power MOSFET structure and preparation method thereof reducing conducting resistance | |
| CN100568469C (en) | The manufacture method of low-conducting impedance power field effect pipe VDMOS | |
| CN108321212A (en) | The preparation method and its structure of SiC Schottky diode | |
| CN114823872A (en) | Full-isolation substrate voltage-resistant power semiconductor device and manufacturing method thereof | |
| CN114744029A (en) | Manufacturing method of P-type SiC LDMOS power device | |
| CN101872784B (en) | Three-sided silicified gate metallic oxide semiconductor field effect transistor and preparation method thereof | |
| CN1246896C (en) | Method for manufacturing semiconductor device | |
| CN102110687A (en) | Trench MOS (metal-oxide semiconductor) device | |
| CN110164822A (en) | The manufacturing method of semiconductor integrated circuit | |
| CN101807597A (en) | Autoregistration submicron gate structure and manufacturing method thereof | |
| CN100438074C (en) | Planar mono-silicon double-metal layer power device and its production | |
| CN106711048A (en) | Method for manufacturing low-capacitance radiation-resistant VDMOS (vertical double-diffused metal oxide semiconductor) chip | |
| CN108493113A (en) | A kind of manufacturing method of low resistance Flouride-resistani acid phesphatase VDMOS chip | |
| CN103872136A (en) | Power transistor of double-gate MOS structure and manufacturing method of power transistor | |
| CN110021658A (en) | Deep oxidation groove landscape insulation bar double-pole-type transistor and preparation method thereof with anode in short circuit NPN pipe structure | |
| CN115101476B (en) | Manufacturing method of symmetrical silicon carbide MOSFET (Metal-oxide-semiconductor field Effect transistor) capable of improving current capacity | |
| CN107578998A (en) | Igbt chip manufacture method and igbt chip | |
| CN110190029B (en) | Preparation method of power semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091111 Termination date: 20111208 |