CN101008924B - 进行循环和锁存高速缓冲存储器替换方案的方法和设备 - Google Patents

进行循环和锁存高速缓冲存储器替换方案的方法和设备 Download PDF

Info

Publication number
CN101008924B
CN101008924B CN200710084018.4A CN200710084018A CN101008924B CN 101008924 B CN101008924 B CN 101008924B CN 200710084018 A CN200710084018 A CN 200710084018A CN 101008924 B CN101008924 B CN 101008924B
Authority
CN
China
Prior art keywords
locking
latch
ram
filling
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN200710084018.4A
Other languages
English (en)
Chinese (zh)
Other versions
CN101008924A (zh
Inventor
L·T·克拉克
M·M·克拉克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Marvell International Ltd
Intel Corp
Original Assignee
Marvell World Trade Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Marvell World Trade Ltd filed Critical Marvell World Trade Ltd
Publication of CN101008924A publication Critical patent/CN101008924A/zh
Application granted granted Critical
Publication of CN101008924B publication Critical patent/CN101008924B/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Materials For Photolithography (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
  • Bus Control (AREA)
CN200710084018.4A 1999-12-30 2000-11-27 进行循环和锁存高速缓冲存储器替换方案的方法和设备 Expired - Lifetime CN101008924B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/476,444 US6516384B1 (en) 1999-12-30 1999-12-30 Method and apparatus to perform a round robin and locking cache replacement scheme
US09/476444 1999-12-30

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB008180415A Division CN1308841C (zh) 1999-12-30 2000-11-27 进行循环和锁存高速缓冲存储器替换方案的方法和设备

Publications (2)

Publication Number Publication Date
CN101008924A CN101008924A (zh) 2007-08-01
CN101008924B true CN101008924B (zh) 2015-05-13

Family

ID=23891874

Family Applications (2)

Application Number Title Priority Date Filing Date
CN200710084018.4A Expired - Lifetime CN101008924B (zh) 1999-12-30 2000-11-27 进行循环和锁存高速缓冲存储器替换方案的方法和设备
CNB008180415A Expired - Lifetime CN1308841C (zh) 1999-12-30 2000-11-27 进行循环和锁存高速缓冲存储器替换方案的方法和设备

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNB008180415A Expired - Lifetime CN1308841C (zh) 1999-12-30 2000-11-27 进行循环和锁存高速缓冲存储器替换方案的方法和设备

Country Status (8)

Country Link
US (1) US6516384B1 (cg-RX-API-DMAC7.html)
JP (1) JP2004538536A (cg-RX-API-DMAC7.html)
KR (1) KR100476446B1 (cg-RX-API-DMAC7.html)
CN (2) CN101008924B (cg-RX-API-DMAC7.html)
AU (1) AU3793601A (cg-RX-API-DMAC7.html)
GB (1) GB2374178B (cg-RX-API-DMAC7.html)
TW (1) TW518464B (cg-RX-API-DMAC7.html)
WO (1) WO2001050269A2 (cg-RX-API-DMAC7.html)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6694408B1 (en) * 2000-05-01 2004-02-17 Javier Villagomez Scalable replacement method and system in a cache memory
US6772199B1 (en) * 2000-09-14 2004-08-03 International Business Machines Corporation Method and system for enhanced cache efficiency utilizing selective replacement exemption
US6889349B2 (en) * 2001-08-22 2005-05-03 Hewlett-Packard Development Company, L.P. Digital event sampling circuit and method
US7984243B2 (en) * 2003-11-18 2011-07-19 Panasonic Corporation Cache memory and method for cache entry replacement based on modified access order
US7650466B2 (en) 2005-09-21 2010-01-19 Qualcomm Incorporated Method and apparatus for managing cache partitioning using a dynamic boundary
US7523260B2 (en) 2005-12-22 2009-04-21 International Business Machines Corporation Propagating data using mirrored lock caches
WO2007099616A1 (ja) * 2006-02-28 2007-09-07 Fujitsu Limited アドレス排他制御システムおよびアドレス排他制御方法
US9448938B2 (en) 2010-06-09 2016-09-20 Micron Technology, Inc. Cache coherence protocol for persistent memories
US8694737B2 (en) 2010-06-09 2014-04-08 Micron Technology, Inc. Persistent memory for processor main memory
US8613074B2 (en) 2010-09-30 2013-12-17 Micron Technology, Inc. Security protection for memory content of processor main memory
US9081514B2 (en) * 2010-12-14 2015-07-14 Stmicroelectronics S.R.L. Method for controlling operation of a memory using a single write location and an associated memory
TWI489344B (zh) * 2013-02-25 2015-06-21 Pixart Imaging Inc 觸控方法以及觸控裝置
CN105515565B (zh) * 2015-12-14 2018-07-13 天津光电通信技术有限公司 一种硬件逻辑资源复用模块及复用实现的方法
US9933947B1 (en) * 2015-12-30 2018-04-03 EMC IP Holding Company LLC Maintaining write consistency on distributed multiple page writes
FR3086409A1 (fr) * 2018-09-26 2020-03-27 Stmicroelectronics (Grenoble 2) Sas Procede de gestion de la fourniture d'informations, en particulier des instructions, a un microprocesseur et systeme correspondant
CN110727463B (zh) * 2019-09-12 2021-08-10 无锡江南计算技术研究所 一种基于动态信用的零级指令循环缓冲预取方法及装置
US11030104B1 (en) * 2020-01-21 2021-06-08 International Business Machines Corporation Picket fence staging in a multi-tier cache

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2284911A (en) * 1993-12-16 1995-06-21 Plessey Semiconductors Ltd Flexible lock-down cache.
US5761712A (en) * 1995-06-07 1998-06-02 Advanced Micro Devices Data memory unit and method for storing data into a lockable cache in one clock cycle by previewing the tag array

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4783735A (en) * 1985-12-19 1988-11-08 Honeywell Bull Inc. Least recently used replacement level generating apparatus
US5029072A (en) 1985-12-23 1991-07-02 Motorola, Inc. Lock warning mechanism for a cache
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5353425A (en) * 1992-04-29 1994-10-04 Sun Microsystems, Inc. Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature
US5408629A (en) * 1992-08-13 1995-04-18 Unisys Corporation Apparatus and method for controlling exclusive access to portions of addressable memory in a multiprocessor system
US5928352A (en) 1996-09-16 1999-07-27 Intel Corporation Method and apparatus for implementing a fully-associative translation look-aside buffer having a variable numbers of bits representing a virtual address entry
US5787431A (en) * 1996-12-16 1998-07-28 Borland International, Inc. Database development system with methods for java-string reference lookups of column names
US5913224A (en) * 1997-02-26 1999-06-15 Advanced Micro Devices, Inc. Programmable cache including a non-lockable data way and a lockable data way configured to lock real-time data
US5937429A (en) * 1997-04-21 1999-08-10 International Business Machines Corporation Cache memory having a selectable cache-line replacement scheme using cache-line registers in a ring configuration with a token indicator
US6044478A (en) * 1997-05-30 2000-03-28 National Semiconductor Corporation Cache with finely granular locked-down regions
US6098152A (en) * 1997-10-17 2000-08-01 International Business Machines Corporation Method and apparatus for miss sequence cache block replacement utilizing a most recently used state
JPH11184695A (ja) * 1997-12-19 1999-07-09 Nec Corp キャッシュメモリ及びキャッシュメモリへのアクセス方法
US6151655A (en) * 1998-04-30 2000-11-21 International Business Machines Corporation Computer system deadlock request resolution using timed pulses
US6073182A (en) * 1998-04-30 2000-06-06 International Business Machines Corporation Method of resolving deadlocks between competing requests in a multiprocessor using global hang pulse logic
US6240489B1 (en) * 1999-02-24 2001-05-29 International Business Machines Corporation Method for implementing a pseudo least recent used (LRU) mechanism in a four-way cache memory within a data processing system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2284911A (en) * 1993-12-16 1995-06-21 Plessey Semiconductors Ltd Flexible lock-down cache.
US5761712A (en) * 1995-06-07 1998-06-02 Advanced Micro Devices Data memory unit and method for storing data into a lockable cache in one clock cycle by previewing the tag array

Also Published As

Publication number Publication date
CN1308841C (zh) 2007-04-04
GB2374178A (en) 2002-10-09
US6516384B1 (en) 2003-02-04
KR100476446B1 (ko) 2005-03-16
WO2001050269A3 (en) 2001-12-13
GB2374178B (en) 2004-08-25
AU3793601A (en) 2001-07-16
JP2004538536A (ja) 2004-12-24
KR20020097145A (ko) 2002-12-31
GB0215661D0 (en) 2002-08-14
WO2001050269A2 (en) 2001-07-12
TW518464B (en) 2003-01-21
CN101008924A (zh) 2007-08-01
CN1415093A (zh) 2003-04-30

Similar Documents

Publication Publication Date Title
CN101008924B (zh) 进行循环和锁存高速缓冲存储器替换方案的方法和设备
EP0199134B1 (en) High performance memory system
US5752260A (en) High-speed, multiple-port, interleaved cache with arbitration of multiple access addresses
KR100206063B1 (ko) 동기 낸드 디램 구조
JP2505661B2 (ja) 階層集積回路キャッシュメモリ
EP0326885B1 (en) Sequential read access of serial memories with a user defined starting address
CA2018065C (en) Data processing system with means to convert burst operations into pipelined operations
US4276609A (en) CCD memory retrieval system
US5729712A (en) Smart fill system for multiple cache network
KR100568646B1 (ko) 다중 비트 프리페치 출력 데이터 경로
US20030005255A1 (en) Method and system for fast data access using a memory array
JPH06195967A (ja) 高速データアクセスのために交互式読みだし／書き込みを用いた複数アレイ式メモリデバイス
JPH11507457A (ja) メモリ構造
US4796222A (en) Memory structure for nonsequential storage of block bytes in multi-bit chips
US6363460B1 (en) Memory paging control method
CN100545941C (zh) Dram及dram的刷新方法
RU2237278C2 (ru) Разряды состояния для кэш-памяти
US5584003A (en) Control systems having an address conversion device for controlling a cache memory and a cache tag memory
US4992979A (en) Memory structure for nonsequential storage of block bytes in multi bit chips
Heald et al. A 6-ns cycle 256-kb cache memory and memory management unit
US7500066B2 (en) Method and apparatus for sharing instruction memory among a plurality of processors
US5267199A (en) Apparatus for simultaneous write access to a single bit memory
US6961280B1 (en) Techniques for implementing address recycling in memory circuits
US6175518B1 (en) Remote register hierarchy accessible using a serial data line
MX2007002013A (es) Aparato de archivo de registro y metodo que incorpora bloqueo de lectura-despues-de-escritura utilizando celdas de deteccion.

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1110404

Country of ref document: HK

ASS Succession or assignment of patent right

Owner name: MARVELL WORLD TRADE LTD.

Free format text: FORMER OWNER: MARVELL INTERNATIONAL CO., LTD.

Effective date: 20100919

Owner name: MARVELL INTERNATIONAL CO., LTD.

Free format text: FORMER OWNER: INTEL CORP .

Effective date: 20100919

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA, USA TO: HAMILTON, BERMUDA

Free format text: CORRECT: ADDRESS; FROM: HAMILTON, BERMUDA TO: BARBADOS SAINT MICHAEL

TA01 Transfer of patent application right

Effective date of registration: 20100919

Address after: Babado J San Michael

Applicant after: INTEL Corp.

Address before: Bermuda Hamill

Applicant before: Marvell International Ltd.

Effective date of registration: 20100919

Address after: Bermuda Hamill

Applicant after: Marvell International Ltd.

Address before: California, USA

Applicant before: INTEL Corp.

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1110404

Country of ref document: HK

CX01 Expiry of patent term

Granted publication date: 20150513

CX01 Expiry of patent term