CN100561707C - 金属互连方法和金属层图形化方法 - Google Patents
金属互连方法和金属层图形化方法 Download PDFInfo
- Publication number
- CN100561707C CN100561707C CNB2007100443508A CN200710044350A CN100561707C CN 100561707 C CN100561707 C CN 100561707C CN B2007100443508 A CNB2007100443508 A CN B2007100443508A CN 200710044350 A CN200710044350 A CN 200710044350A CN 100561707 C CN100561707 C CN 100561707C
- Authority
- CN
- China
- Prior art keywords
- layer
- metal
- metal level
- organic antireflection
- hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100443508A CN100561707C (zh) | 2007-07-27 | 2007-07-27 | 金属互连方法和金属层图形化方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100443508A CN100561707C (zh) | 2007-07-27 | 2007-07-27 | 金属互连方法和金属层图形化方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101355048A CN101355048A (zh) | 2009-01-28 |
CN100561707C true CN100561707C (zh) | 2009-11-18 |
Family
ID=40307775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007100443508A Expired - Fee Related CN100561707C (zh) | 2007-07-27 | 2007-07-27 | 金属互连方法和金属层图形化方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100561707C (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102021484B1 (ko) * | 2014-10-31 | 2019-09-16 | 삼성에스디아이 주식회사 | 막 구조물 제조 방법, 막 구조물, 및 패턴형성방법 |
CN104599954B (zh) * | 2015-01-31 | 2017-08-25 | 上海华虹宏力半导体制造有限公司 | 射频结构及其形成方法 |
WO2019100224A1 (en) | 2017-11-22 | 2019-05-31 | Texas Instruments Incorporated | Semiconductor product and fabrication process |
-
2007
- 2007-07-27 CN CNB2007100443508A patent/CN100561707C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101355048A (zh) | 2009-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11264321B2 (en) | Semiconductor devices employing a barrier layer | |
US9543193B2 (en) | Non-hierarchical metal layers for integrated circuits | |
US8450200B2 (en) | Method for stacked contact with low aspect ratio | |
US8252659B2 (en) | Method for producing interconnect structures for integrated circuits | |
DE102008021568B3 (de) | Verfahren zum Reduzieren der Erosion einer Metalldeckschicht während einer Kontaktlochstrukturierung in Halbleiterbauelementen und Halbleiterbauelement mit einem schützenden Material zum Reduzieren der Erosion der Metalldeckschicht | |
CN100419995C (zh) | 双镶嵌工艺 | |
US10886176B2 (en) | Self-aligned interconnect patterning for back-end-of-line (BEOL) structures including self-aligned via through the underlying interlevel metal layer | |
US10923392B2 (en) | Interconnect structure and method of forming the same | |
US11929258B2 (en) | Via connection to a partially filled trench | |
US6221759B1 (en) | Method for forming aligned vias under trenches in a dual damascene process | |
CN100561707C (zh) | 金属互连方法和金属层图形化方法 | |
US8409962B2 (en) | Manufacturing method of copper interconnection structure with MIM capacitor | |
US6767827B1 (en) | Method for forming dual inlaid structures for IC interconnections | |
DE102018206436B4 (de) | Mit Kobalt und Barrierenlinern beschichtete Verdrahtungsgräben über Kobalt-gefüllten Via-Strukturen sowie entsprechendes Herstellungsverfahren | |
CN102881642A (zh) | 重新布线图形的形成方法 | |
DE102008026211B4 (de) | Verfahren zur Herstellung eines Halbleiterbauelements mit Metallleitungen mit einer selektiv gebildeten dielektrischen Deckschicht | |
WO2023035739A1 (en) | Subtractive patterning of interconnect structures | |
TWI253712B (en) | Method of fabricating patterns with a dual damascene process | |
US11488864B2 (en) | Self-aligned supervia and metal direct etching process to manufacture self-aligned supervia | |
US20080157277A1 (en) | Mim capacitor | |
US9859208B1 (en) | Bottom self-aligned via | |
KR100596874B1 (ko) | 반도체소자의 금속배선 형성방법 | |
CN117012756A (zh) | 半导体结构及其形成方法 | |
KR100546171B1 (ko) | 듀얼 다마신 패턴 형성방법 | |
KR100701384B1 (ko) | 듀얼 다마신 공정에서 금속 라인 증착을 위한 트렌치 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20111117 Address after: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18 Co-patentee after: Semiconductor Manufacturing International (Beijing) Corporation Patentee after: Semiconductor Manufacturing International (Shanghai) Corporation Address before: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18 Patentee before: Semiconductor Manufacturing International (Shanghai) Corporation |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091118 Termination date: 20190727 |
|
CF01 | Termination of patent right due to non-payment of annual fee |