CN100552460C - Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure - Google Patents

Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure Download PDF

Info

Publication number
CN100552460C
CN100552460C CNB2006100309650A CN200610030965A CN100552460C CN 100552460 C CN100552460 C CN 100552460C CN B2006100309650 A CNB2006100309650 A CN B2006100309650A CN 200610030965 A CN200610030965 A CN 200610030965A CN 100552460 C CN100552460 C CN 100552460C
Authority
CN
China
Prior art keywords
parameter
mrow
pad
inductance
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2006100309650A
Other languages
Chinese (zh)
Other versions
CN101140305A (en
Inventor
曾令海
李平梁
徐向明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CNB2006100309650A priority Critical patent/CN100552460C/en
Publication of CN101140305A publication Critical patent/CN101140305A/en
Application granted granted Critical
Publication of CN100552460C publication Critical patent/CN100552460C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

The invention discloses inductance measurement method on a kind of radio frequency tablet of removing ghost effect on the test structure, can remove the ghost effect of pad and lead-in wire in the inductance measurement structure simultaneously, thereby realize accurate measurement inductance.By increasing a kind of path testing structure, promptly be connected between two pads of signal connect one with test the identical line of inductance leads width, using open-circuit structure to remove on the basis of ghost effect of pad to the inductance measurement value, re-use access structure and remove the ghost effect of lead-in wire, thereby can obtain inductance measurement value accurately.

Description

Radio frequency on-chip inductance measuring method capable of removing parasitic effect on test structure
Technical Field
The invention relates to a method for measuring inductance on a radio frequency chip, in particular to a method for measuring inductance on a radio frequency chip, which can remove parasitic effect generated by an inductance test structure.
Background
In Radio Frequency (RF) on-chip inductance model extraction, it is necessary to test the S-parameters of the device at different frequencies. A special inductance test structure, PAD (PAD) and wire (Feed line) connecting PAD and inductance, is required to make the measurement feasible. Due to their parasitic effects, they all have a certain effect on the accuracy of the inductance measurement. Therefore, when measuring inductance, one critical issue is how to remove the parasitic effect of the inductance test structure. For the case of low frequency, the parasitic effect of the lead can be ignored, so the measured value can be achieved by removing the parasitic effect of the bonding pad. At this time, the used inductance test structure of the PAD is called an open structure (open structure), namely, a hollow structure (dummy structure) only having the PAD but not having the inductance is needed, most of the current inductance measurement on the radio frequency chip focuses on only using the open structure (open structure) to remove the parasitic effect of the PAD, and the method can basically remove the parallel parasitic capacitance of the PAD structure and the like, is simple and convenient, and is suitable for the application of lower frequency. However, as the frequency increases, the parasitic effect of the lead wire also has a larger influence, so that the limitation of the inductance testing method of the OPEN structure is also shown.
Disclosure of Invention
The invention aims to solve the technical problem of providing a radio frequency on-chip inductance measuring method capable of removing parasitic effects on a test structure, which can simultaneously remove the parasitic effects generated by a bonding pad and a lead in an inductance test structure when the radio frequency on-chip inductance is measured, thereby realizing the purpose of accurately measuring the on-chip inductance of the radio frequency.
In order to solve the technical problem, the method comprises the following steps:
(1) introducing a path structure, namely connecting a connecting wire with the same width as a lead wire of the test inductor between two bonding pads connected with signals;
(2) calculating S parameter test value after the passage structure is opened to remove parasitic effect, and converting the S parameter into corresponding ABCD parameter A_deembopen
(3) Calculating characteristic impedance Z and a transmission constant gamma by using the S parameter obtained in the step (2);
(4) respectively calculating the ABCD parameters A of the left lead and the right lead in the test structure based on the characteristic parameters Z and gamma obtained in the step (3)_leftAnd A_right
(5) ABCD parameter A based on the left and right leads_leftAnd A_rightCalculating the ABCD parameter A of the inductance measurement on the radio frequency chip after the parasitic effect of the lead is removed_dut
(6) The ABCD parameter A of the inductance measurement on the radio frequency chip after the parasitic effect of the lead is removed is obtained through calculation_dutConverted into the corresponding S parameter.
By adopting the technical scheme, the invention has the following beneficial effects that on the basis of removing the parasitic effect brought by the PAD in an open-circuit structure measurement mode on the inductance measurement value, the parasitic effect brought by the lead wire is removed from the inductance measurement value by using a through structure measurement mode, so that the accurate inductance measurement value can be obtained.
Drawings
The invention will be described in further detail with reference to the following detailed description and accompanying drawings:
the attached drawing is a measurement schematic diagram of the inductance test structure.
Detailed Description
Referring to the attached drawings, the test structure of the invention is shown in a test schematic diagram, and the method of the invention comprises the following steps:
(1) a new hollow structure-channel structure is introduced, namely a connecting wire with the same width as the lead wire of the test inductor is connected between two PADs connected with signals.
(2) Calculating an S parameter test value of the path structure (through structure) after an Open-circuit structure is used for removing the parasitic effect (Open De-embedding) of PAD, and converting the S parameter into a corresponding ABCD parameter A_deembopen
The step is mainly used for removing the parasitic effect of the PAD, which is mainly expressed as parasitic capacitance, and the method for calculating the S parameter test value after the parasitic capacitance is removed comprises the following steps:
a. after the measurement structure is calibrated, the S parameter of the inductor on the radio frequency chip is directly measured and converted into the corresponding Y parameter Y_measAs is well known to those skilled in the art, the measured on-chip S parameter measurements include both PAD parasitics and wire parasitics;
b. measuring S parameter of PAD in open structure (open structure), converting it into corresponding Y parameter_PADThen using Y obtained in step a_measMinus the Y_PADObtaining the corresponding Y parameter of the inductor after the parasitic effect of the PAD is removed, wherein the calculation formula is as follows:
Y_deembopen=Y_meas-Y_PAD
c. calculating the obtained Y parameter Y_deembopenAnd then converted into its corresponding S parameter.
(3) And (3) calculating the characteristic impedance Z and the transmission constant gamma by using the S parameter measured in the step (2).
Wherein, the calculation formula of the transmission constant gamma is as follows:
<math> <mrow> <msup> <mi>e</mi> <mrow> <mo>-</mo> <mi>&gamma;L</mi> </mrow> </msup> <mo>=</mo> <msup> <mrow> <mo>[</mo> <mfrac> <mrow> <mn>1</mn> <mo>-</mo> <msubsup> <mi>S</mi> <mn>11</mn> <mn>2</mn> </msubsup> <mo>+</mo> <msubsup> <mi>S</mi> <mn>21</mn> <mn>2</mn> </msubsup> </mrow> <msub> <mrow> <mn>2</mn> <mi>S</mi> </mrow> <mn>21</mn> </msub> </mfrac> <mo>&PlusMinus;</mo> <mi>K</mi> <mo>]</mo> </mrow> <mrow> <mo>-</mo> <mn>1</mn> </mrow> </msup> </mrow> </math>
wherein,
K = [ ( S 11 2 - S 21 2 + 1 ) 2 - ( 2 S 11 ) 2 ( 2 S 21 ) 2 ] 1 / 2
the calculation formula of the characteristic impedance Z is as follows:
Z 2 = Z 0 ( 1 + S 11 ) 2 - S 21 2 ( 1 - S 11 ) 2 - S 21 2
(4) respectively calculating the ABCD parameters A of the left and right leads with different lengths in the test structure based on the characteristic parameters Z and gamma obtained in the step (3)_leftAnd A_rightWherein A is_leftRefers to the ABCD parameter, A, of the left lead in the test structure_rightRefers to the ABCD parameter of the right lead in the test structure.
The calculation formula of the ABCD parameter is as follows:
<math> <mrow> <mo>[</mo> <mi>ABCD</mi> <mo>]</mo> <mo>=</mo> <mfenced open='[' close=']'> <mtable> <mtr> <mtd> <mi>cosh</mi> <mrow> <mo>(</mo> <mi>&gamma;L</mi> <mo>)</mo> </mrow> </mtd> <mtd> <mi>Z</mi> <mi>sinh</mi> <mrow> <mo>(</mo> <mi>&gamma;L</mi> <mo>)</mo> </mrow> </mtd> </mtr> <mtr> <mtd> <mi>sinh</mi> <mrow> <mo>(</mo> <mi>&gamma;L</mi> <mo>)</mo> </mrow> <mo>/</mo> <mi>Z</mi> </mtd> <mtd> <mi>cosh</mi> <mrow> <mo>(</mo> <mi>&gamma;L</mi> <mo>)</mo> </mrow> </mtd> </mtr> </mtable> </mfenced> </mrow> </math>
wherein L is the length of the lead wire
(5) Since the inductor is cascaded with the two leads, the ABCD parameter A of the left and right leads can be based_leftAnd A_rightCalculating the ABCD parameter A of the inductance measurement on the radio frequency chip after the parasitic effect of the lead is removed_dut
The calculation formula is as follows:
A_dut=(A_left)-1*A_deembopen*(A_right)-1
(6) the ABCD parameter A of the inductance measurement on the radio frequency chip after the parasitic effect of the lead is removed is obtained through calculation_dutConverted into the corresponding S parameter.
The accurate measurement value of the intrinsic inductance on the radio frequency chip can be measured through the process.

Claims (4)

1. A radio frequency on-chip inductance measurement method capable of removing parasitic effects on a test structure is characterized by comprising the following steps:
(1) introducing a path structure, namely connecting a connecting wire with the same width as a lead wire of the test inductor between two bonding pads connected with signals;
(2) calculating S parameter test value of the path structure after removing parasitic effect of bonding pad by using open circuit structure, and converting the S parameter into corresponding ABCD parameter A_deembopen
a. Measuring inductance on radio-frequency chipS parameter and converting it into corresponding Y parameter Y_meas
b. Measuring S parameter of PAD in open circuit structure, and converting it into corresponding Y parameter Y_PADThen using Y obtained in step a_measMinus the Y_PADObtaining the corresponding Y parameter of the inductor after the parasitic effect of the PAD is removed, wherein the calculation formula is as follows:
Y_deembopen=Y_meas-Y_PAD
c. calculating the obtained Y parameter Y_deembopenThen converting into corresponding S parameters;
(3) calculating characteristic impedance Z and a transmission constant gamma by using the S parameter obtained in the step (2);
(4) respectively calculating the ABCD parameters A of the left lead and the right lead in the test structure based on the characteristic impedance Z and the transmission constant gamma obtained in the step (3)_leftAnd A_right
(5) ABCD parameter A based on the left and right leads_leftAnd A_rightCalculating the ABCD parameter A of the inductance measurement on the radio frequency chip after the parasitic effect of the lead is removed_dut
(6) The ABCD parameter A of the inductance measurement on the radio frequency chip after the parasitic effect of the lead is removed is obtained through calculation_dutConverted into the corresponding S parameter.
2. The method for measuring inductance on RF chip with elimination of parasitic effects on test structure as claimed in claim 1, wherein the transmission constant γ is calculated by the formula:
<math> <mrow> <msup> <mi>e</mi> <mrow> <mo>-</mo> <mi>&gamma;L</mi> </mrow> </msup> <mo>=</mo> <msup> <mrow> <mo>[</mo> <mfrac> <mrow> <mn>1</mn> <mo>-</mo> <msubsup> <mi>S</mi> <mn>11</mn> <mn>2</mn> </msubsup> <mo>+</mo> <msubsup> <mi>S</mi> <mn>21</mn> <mn>2</mn> </msubsup> </mrow> <msub> <mrow> <mn>2</mn> <mi>S</mi> </mrow> <mn>21</mn> </msub> </mfrac> <mo>&PlusMinus;</mo> <mi>K</mi> <mo>]</mo> </mrow> <mrow> <mo>-</mo> <mn>1</mn> </mrow> </msup> </mrow> </math>
wherein,
K = [ ( S 11 2 - S 21 2 + 1 ) 2 - ( 2 S 11 ) 2 ( 2 S 21 ) 2 ] 1 / 2
l is the lead length.
3. The method of claim 1, wherein the characteristic impedance Z is calculated by the following formula:
Z 2 = Z 0 ( 1 + S 11 ) 2 - S 21 2 ( 1 - S 11 ) 2 - S 21 2 .
4. the method of claim 1, wherein the ABCD parameter A of the RF on-chip inductance measurement is obtained after removing the parasitic effect of the lead wire_dutThe calculation formula of (2) is as follows:
A_dut=(A_left)-1*A_deembopen*(A_right)-1
CNB2006100309650A 2006-09-08 2006-09-08 Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure Active CN100552460C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2006100309650A CN100552460C (en) 2006-09-08 2006-09-08 Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2006100309650A CN100552460C (en) 2006-09-08 2006-09-08 Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure

Publications (2)

Publication Number Publication Date
CN101140305A CN101140305A (en) 2008-03-12
CN100552460C true CN100552460C (en) 2009-10-21

Family

ID=39192334

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006100309650A Active CN100552460C (en) 2006-09-08 2006-09-08 Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure

Country Status (1)

Country Link
CN (1) CN100552460C (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102147434B (en) * 2010-02-09 2013-10-30 中芯国际集成电路制造(上海)有限公司 Method for testing inductance
CN101839947B (en) * 2010-05-13 2012-06-27 安徽铜峰电子股份有限公司 Measurement method of parasitic inductance of capacitor
CN102375101B (en) * 2010-08-19 2013-12-18 上海华虹Nec电子有限公司 Passive device test de-embedding method by adopting different layers of metal lead to connect out
CN102478620B (en) * 2010-11-25 2013-09-11 上海华虹Nec电子有限公司 Method for characterizing radio frequency isolation in radio frequency process
CN102243275B (en) * 2011-04-25 2015-05-20 上海华虹宏力半导体制造有限公司 Measuring method for parasitic capacitance in capacitance DC (direct current) model
WO2016065531A1 (en) * 2014-10-28 2016-05-06 上海集成电路研发中心有限公司 Test structure and method for judging de-embedding accuracy of radio-frequency device using introduction device
CN106405288B (en) * 2016-08-31 2019-01-01 北京航空航天大学 A method of obtaining linear impedance stabilization network electromagnetic transmission matrix
CN106646193B (en) * 2016-12-15 2019-03-22 重庆西南集成电路设计有限责任公司 Bonding line S parameter Test extraction method
CN110470966B (en) * 2019-08-19 2020-05-26 苏州华太电子技术有限公司 Scattering parameter measuring method and device calibration method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
RF螺旋电感参数的提取方法. 王彦丰等.半导体学报,第26卷第8期. 2005
RF螺旋电感参数的提取方法. 王彦丰等.半导体学报,第26卷第8期. 2005 *

Also Published As

Publication number Publication date
CN101140305A (en) 2008-03-12

Similar Documents

Publication Publication Date Title
CN100552460C (en) Can remove inductance measurement method on the radio frequency tablet of ghost effect on the test structure
US7208959B2 (en) Methods for measuring parasitic capacitance and inductance of I/O leads on an electrical component using a network analyzer
CN108664717B (en) De-embedding method of millimeter wave device on-chip test structure
US7954080B2 (en) Method and apparatus for de-embedding on-wafer devices
CN107167724B (en) A kind of small measuring signal goes embedding method
CN103063999B (en) The method of De-embedding
CN107345986B (en) Impedance testing method in de-embedding mode
CN113985244B (en) De-embedding method and system based on transmission line piece and open circuit piece
CN205656293U (en) Oscilloprobe calibrating device
TWI472773B (en) Semiconductor chip probe and the conducted eme measurement apparatus with the semiconductor chip probe
CN110208676A (en) Front end reads the equivalent noise charge test circuit and test method of integrated circuit
CN104777360B (en) The method of testing of De- embedding
CN104777413B (en) The test structure and its method of testing and chip of De- embedding
CN100511622C (en) Method for emending output current by amending semiconductor pin test voltage
CN104678339B (en) Calibration device, system and method for probe type microwave voltage measurement system
CN102147434B (en) Method for testing inductance
CN102375101B (en) Passive device test de-embedding method by adopting different layers of metal lead to connect out
CN204330892U (en) A kind of high-frequency treatment device on resistance testing circuit
CN204214987U (en) Intelligent bottom shielding of bushing leakage current detects debugging apparatus
Yang et al. Chip impedance evaluation method for UHF RFID transponder ICs over absorbed input power
CN107895089A (en) A kind of improved integrated circuit mosfet transistor test structure parameter extraction technology
TWI580980B (en) Method of measuring electrical length in semiconductor testing apparatus and method of conductive region of wafer alignment
CN114792081A (en) Parameter extraction modeling method suitable for discrete device after scribing
CN103673821A (en) Probe compression stroke measurement method and related circuit test system
CN115166464A (en) Ultrafast pulse test system, test method and device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20131216

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TR01 Transfer of patent right

Effective date of registration: 20131216

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.