CN100527359C - Etching method of polycrystalline silicon - Google Patents

Etching method of polycrystalline silicon Download PDF

Info

Publication number
CN100527359C
CN100527359C CNB2007100406424A CN200710040642A CN100527359C CN 100527359 C CN100527359 C CN 100527359C CN B2007100406424 A CNB2007100406424 A CN B2007100406424A CN 200710040642 A CN200710040642 A CN 200710040642A CN 100527359 C CN100527359 C CN 100527359C
Authority
CN
China
Prior art keywords
polysilicon
section
layers
gate oxide
polysilicon layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2007100406424A
Other languages
Chinese (zh)
Other versions
CN101308787A (en
Inventor
洪中山
金贤在
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Semiconductor Manufacturing International Beijing Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CNB2007100406424A priority Critical patent/CN100527359C/en
Publication of CN101308787A publication Critical patent/CN101308787A/en
Application granted granted Critical
Publication of CN100527359C publication Critical patent/CN100527359C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Weting (AREA)

Abstract

The invention provides a method to fashion an inverted trapezoid-shaped polysilicon section, relating to semiconductor manufacturing technique. Conventional dry etching methods fail to produce inverted trapezoid-shaped polysilicon sections which are identical in shape with even feature linewidth. The method described by the invention includes the following steps: firstly, a base plate is provided and a gate oxide layer is developed on the base plate; then a plurality of polysilicon layers are deposited sequentially on the gate oxide layer and the polysilicon layers gradually decrease in doping concentration; after that, the polysilicon layers are processed with dry etching so that vertical sections can be developed on the polysilicon layers; the polysilicon layers are processed with wet etching so that inverted trapezoid-shaped sections can be developed on the polysilicon layers. The method of the invention can produce an inverted trapezoid-shaped polysilicon section with the upper part wide and the lower part narrow and can ensure even feature linewidth.

Description

The lithographic method of polysilicon
Technical field
The present invention relates to process for fabrication of semiconductor device, relate in particular to the lithographic method of polysilicon.
Background technology
At nonvolatile memory, for example in the manufacturing process of NAND Logic door (NAND) flash cell, wish to form the class cross section of falling the trapezoidal polysilicon wide at the top and narrow at the bottom.Because if the polysilicon cross section is vertical or up-narrow and down-wide shape, then after filling, oxide carries out again in the process of grid etch follow-up finishing, be difficult to etching polysilicon totally, need to carry out extra cleanup step and remove the residual polysilicon in bottom.
Fall trapezoidal polysilicon cross section if adopt traditional dry etching processing procedure to obtain class, then, can't obtain shape unanimity and characteristic line breadth homogeneity polysilicon cross section preferably because etching process is difficult to control.
Summary of the invention
The object of the present invention is to provide a kind of lithographic method of polysilicon, obtaining the class cross section of falling the trapezoidal polysilicon wide at the top and narrow at the bottom, and guarantee good characteristic line breadth homogeneity.
To achieve the above object, the invention provides a kind of lithographic method of polysilicon, it comprises: a substrate a) is provided, and forms a gate oxide on substrate; B) deposit number layer polysilicon layer successively on described gate oxide, and the doping content of these several layers of polysilicon layers reduces successively; C) described several layers of polysilicon layer are carried out dry etching, to form vertical cross-section; And d) adopts nitric acid and hydrofluoric acid that described several layers of polysilicon layer are carried out wet etching, fall the trapezoid cross section with the formation class.
In above-mentioned method, step b) is 2~10 layers of polysilicon layer of deposit on gate oxide.
In above-mentioned method,, can adjust the inclined degree of polysilicon cross section side by the doping content of change polysilicon layer or the reaction time of wet etching.
The polysilicon layer that the present invention reduces successively by deposit several layers doping content on gate oxide, utilize doping content to become the principle of monotonic increase relation with etch rate, these polysilicon layers etch rate in the wet etching process is reduced successively, to form the class cross section of falling the trapezoidal polysilicon wide at the top and narrow at the bottom, thereby can etching polysilicon is clean in follow-up grid etch process, need not to carry out extra cleanup step and remove residual polycrystalline silicon.In addition, by effective control, also can guarantee the uniformity of characteristic line breadth to doping content, reaction time.
Description of drawings
Polycrystalline silicon etching method of the present invention is provided by following embodiment and accompanying drawing.
Fig. 1 a~Fig. 1 e is the flow chart of the specific embodiment of the invention.
Embodiment
Below will the lithographic method of polysilicon of the present invention be described in further detail.
Fig. 1 a~Fig. 1 e is the flow chart that method of the present invention is applied to an embodiment in the making of NAND Logic door, and this making flow process comprises the following steps:
At first, as shown in Figure 1a, provide a substrate 10, and on substrate 10, form a gate oxide 20.
Then, shown in Fig. 1 b, deposit number layer polysilicon layer successively on gate oxide 20, in present embodiment, adopt four layers of polysilicon, and the doping content of these four layers of polysilicons 31,32,33,34 reduces successively, in order that in follow-up wet etching process, obtain different etch rates.
Then, shown in Fig. 1 c,, and etch corresponding live width according to the requirement of characteristic size at the hard mask of polysilicon layer 34 surface depositions.Certainly, according to different device fabrications, also can be at other material of polysilicon layer 34 surface depositions.
Subsequently, shown in Fig. 1 d, on the basis of the hard mask etching of back, again polysilicon layer 31~34 is carried out dry etching, to form vertical polysilicon cross section.In this step, the uniformity of characteristic line breadth can obtain good control.
At last, adopt nitric acid and hydrofluoric acid that polysilicon layer 31~34 is carried out wet etching.Because etch rate becomes monotonic increase relation with the doping content of polysilicon, therefore, the etch rate of polysilicon layer 31~34 reduces successively, thereby the wide at the top and narrow at the bottom class of formation shown in Fig. 1 e fallen the trapezoid cross section.
In other embodiments of the invention, can be according to the requirement of polysilicon cross section side planarization, 2~10 layers of polysilicon layer of deposit, the number of plies is many more, and the thickness of each layer is more little, and the side in the polysilicon cross section that finally obtains is smooth more, and its shape also approaches trapezoidal more.In addition, because polysilicon doping concentration is high more, the wet etching time is long more, its etch rate side big more, that form the polysilicon cross section tilts more.Therefore, by to polysilicon doping concentration and the control of wet etching time, can adjust the inclined degree of polysilicon cross section side.

Claims (3)

1, a kind of lithographic method of polysilicon is characterized in that, comprising:
A) provide a substrate, and on substrate, form a gate oxide;
B) deposit number layer polysilicon layer successively on described gate oxide, and the doping content of these several layers of polysilicon layers reduces successively;
C) described several layers of polysilicon layer are carried out dry etching, to form vertical cross-section; And
D) adopt nitric acid and hydrofluoric acid that described several layers of polysilicon layer are carried out wet etching, fall the trapezoid cross section with the formation class.
2, the lithographic method of polysilicon as claimed in claim 1 is characterized in that: in the step b) on gate oxide 2~10 layers of polysilicon layer of deposit.
3, the lithographic method of polysilicon as claimed in claim 1 is characterized in that: the doping content by changing polysilicon layer or the reaction time of wet etching are adjusted the inclined degree of polysilicon cross section side.
CNB2007100406424A 2007-05-15 2007-05-15 Etching method of polycrystalline silicon Active CN100527359C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2007100406424A CN100527359C (en) 2007-05-15 2007-05-15 Etching method of polycrystalline silicon

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2007100406424A CN100527359C (en) 2007-05-15 2007-05-15 Etching method of polycrystalline silicon

Publications (2)

Publication Number Publication Date
CN101308787A CN101308787A (en) 2008-11-19
CN100527359C true CN100527359C (en) 2009-08-12

Family

ID=40125147

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2007100406424A Active CN100527359C (en) 2007-05-15 2007-05-15 Etching method of polycrystalline silicon

Country Status (1)

Country Link
CN (1) CN100527359C (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101752233B (en) * 2008-12-04 2012-02-29 上海华虹Nec电子有限公司 Method for in-place doping polysilicon gate
CN102468145A (en) * 2010-11-01 2012-05-23 中芯国际集成电路制造(上海)有限公司 Method for forming metal grid
CN102479691A (en) * 2010-11-30 2012-05-30 中芯国际集成电路制造(上海)有限公司 Forming methods of metal gate and MOS (Metal Oxide Semiconductor) transistor
CN102479692B (en) * 2010-11-30 2014-06-04 中芯国际集成电路制造(北京)有限公司 Gate forming method
JP2014116707A (en) * 2012-12-07 2014-06-26 Seiko Epson Corp Method of manufacturing vibrator
CN105226021A (en) * 2014-06-26 2016-01-06 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
CN109887842A (en) * 2019-01-08 2019-06-14 上海华虹宏力半导体制造有限公司 The lithographic method of polysilicon
CN111508835A (en) * 2020-04-26 2020-08-07 深圳市昭矽微电子科技有限公司 Pattern structure and forming method thereof
CN115995486A (en) * 2021-10-15 2023-04-21 长鑫存储技术有限公司 Method for manufacturing semiconductor structure and semiconductor structure

Also Published As

Publication number Publication date
CN101308787A (en) 2008-11-19

Similar Documents

Publication Publication Date Title
CN100527359C (en) Etching method of polycrystalline silicon
CN101281857B (en) Method of manufacturing a semiconductor device
CN103187258B (en) The minimizing technology of silicon nitride layer in floating boom manufacture process
CN109065547B (en) Method for manufacturing three-dimensional memory
CN107863318B (en) Integrated circuit pattern formed based on pitch multiplication and forming method
CN104851886B (en) Split gate memory device and method of manufacturing the same
TW201727360A (en) Method of forming patterns
CN108807404B (en) Semiconductor manufacturing method and semiconductor structure
CN104124139B (en) The forming method of semiconductor structure
CN104217986A (en) Shallow trench isolation structure manufacturing method and NAND flash memory manufacturing method
CN105206512A (en) Method for improving multiple patterned mask layers
CN103681899B (en) Improve light-sensitive device and the manufacture method thereof of density of blackening
CN107768375B (en) Method for forming split gate
CN102479680A (en) Method for manufacturing semiconductor device
CN112614775A (en) Semiconductor device and method for manufacturing the same
CN111312590B (en) Method for improving high uniformity of fin field effect transistor gate
CN109300781B (en) Method for manufacturing ONO film layer
CN101866884B (en) Processing method of word line of non-volatile memory control grid electrode
CN108091555A (en) A kind of manufacturing method of semiconductor devices
CN102479695A (en) Method for improving uniformity of chemical mechanical planarization process of metal gate
CN108560030B (en) The deposition method of tungsten
CN109473432A (en) Improve the process of flash data holding capacity
CN101930921A (en) Method for improving grid size uniformity
CN109767987A (en) A kind of post tensioned unbonded prestressed concrete forming method
CN103730368B (en) Semiconductor device manufacturing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20111117

Address after: 201203 No. 18 Zhangjiang Road, Shanghai

Co-patentee after: Semiconductor Manufacturing International (Beijing) Corporation

Patentee after: Semiconductor Manufacturing International (Shanghai) Corporation

Address before: 201203 No. 18 Zhangjiang Road, Shanghai

Patentee before: Semiconductor Manufacturing International (Shanghai) Corporation