CN100424842C - Wiring board and method of producing the same - Google Patents
Wiring board and method of producing the same Download PDFInfo
- Publication number
- CN100424842C CN100424842C CNB2005100070109A CN200510007010A CN100424842C CN 100424842 C CN100424842 C CN 100424842C CN B2005100070109 A CNB2005100070109 A CN B2005100070109A CN 200510007010 A CN200510007010 A CN 200510007010A CN 100424842 C CN100424842 C CN 100424842C
- Authority
- CN
- China
- Prior art keywords
- series
- layer
- solder
- temperature
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
The invention provides a method for manufacturing a wiring baseplate, which still adopts Sn series high-temperature welding flux with low Pb content and evenly covers Cu series bonding pad surface. The manufacturing method is implemented in the following order: in a pre-plating procedure, a welding flux etching resist layer (18) is formed in an opening part (18h), a main body layer (17m) of a metal bonding pad (17) is exposed, and a Sn series pre-plating layer (91) is utilized to cover the surface of the exposed main body layer (17m); in a coating procedure, welding flux paste (87p) containing welding flux powder which is composed of the Sn series high-temperature welding flux is coated on the Sn series pre-plating layer (91) in the way of being thicker than the Sn series pre-plating layer (91); and in a welding flux fusing procedure, a coating layer of the welding flux paste (87p) on the surface of the Sn series pre-plating layer (91) which covers the main body layer (17m) is heated through a high temperature above the liquidus temperature of the Sn series high-temperature welding flux, the coating layer of the welding flux paste and the Sn series pre-plating layer (91) are fused together and are soaked and spread on the main body layer (17m), therefore forming a Sn series welding flux covering layer (87).
Description
Technical field
The present invention relates to circuit board and manufacture method thereof.
Background technology
Patent documentation 1: Japanese patent laid-open 10-112514 communique.
Non-patent literature 1: the R﹠amp of research institute of central authorities of " exploitation of high reliability Sn-Ag series leadless scolder " Toyota; (2000) 39 pages of D comment Vol.35 No.2.
In that (Ball Grid Array: sphere grid array) be connected in organic packaging part of prerequisite, the scolder connecting portion that constitutes BGA is formed by solder ball with BGA.Usually, on the Cu series pad that is formed on the substrate, place solder ball, form BGA scolder connecting portion through reflow treatment.In the past, the material of solder ball was used the high high-temperature solder of Pb content.High-temperature solder reflux temperature height also than eutectic solder equal difference, therefore causes bad connection to the soakage of Cu series pad easily.In patent documentation 1, also disclosed on Cu series pad coating cream improving the technology routinely of scolder soakage, but effect is good inadequately.On the other hand, can consider coating eutectic solder cream on Cu series pad,, on Cu series pad, form the auxiliary solder layer that connects usefulness in advance its fusion.On pad, form the good eutectic solder layer of soakage in advance, be expected to improve the bonding strength of solder ball.
But because problem of environmental pollution is brought into use not contain Pb, promptly Pb-free solder replaces former Sn-Pb eutectic solder recently.There are the following problems for Pb-free solder: because the reflux temperature height is poor to the soakage of Cu series pad, therefore, even fusion forms the solder layer that connects auxiliary usefulness, also can not soak diffusion well on bond pad surface, it is residual many to expose face, and auxiliary effect is insufficient as connecting.In addition, do not soak diffusion and cause a large amount of Pb-free solders high high protuberance on pad, therefore be easy to generate following problem: place, when solder ball is installed, it is unstable that ball can become on pad, bring obstacle also can for the location precision.Particularly, if for the face that exposes on the pad is reduced and the coating amount of increase solder cream, then this problem just is easy to generate all the more.
Summary of the invention
Problem of the present invention is to provide a kind of and still uses the low Sn series high-temperature solder of Pb content, but can cover equably Cu series bond pad surface circuit board manufacture method and can utilize the method and the circuit board made.
For solving above-mentioned problem, the manufacture method of circuit board of the present invention is as follows,
Circuit board of the present invention has: wiring laminated portion, and dielectric layer that is made of macromolecular material and conductor layer are alternately laminated and constitute; A plurality of metal pads are configured on the first type surface that the dielectric layer by this wiring laminated portion forms; And the scolder resist layer, be configured on the above-mentioned first type surface of above-mentioned wiring laminated portion, formed and be used to peristome that above-mentioned metal pad is exposed,
Metal pad has: body layer is made of Cu coating; And Sn series solder cover layer, constitute more than or equal to 185 ℃ of Sn series high-temperature solders by the liquidus temperature that with Sn is principal component less than 232 ℃, the mode of joining with this body layer more than or equal to 81% with area coverage, covering is positioned at the surface of aforementioned body layer of the above-mentioned peristome of scolder resist layer, and, at the middle position of above-mentioned peristome, the thickness maximum; In the inner rim position of above-mentioned peristome, the thickness minimum, and, have thickness h at above-mentioned middle position less than the curved surface configuration of the male bend of the depth H of above-mentioned peristome,
The manufacture method of this circuit board is characterised in that, implements in the following order:
The preplating operation forms the scolder resist layer and the body layer of metal pad is exposed in peristome, cover the surface of this body layer that exposes with Sn series pre-plating layer;
The solder cream working procedure of coating on Sn series pre-plating layer, with than the thicker mode of Sn series pre-plating layer, applies the solder cream that has been made of the solder powder that is contained Sn series high-temperature solder; And
The melt solder operation, by heating with the high temperature of the liquidus temperature that surpasses Sn series high-temperature solder solder cream overlay to the surface of the Sn series pre-plating layer on the main body covered layer, make the fusion together of itself and Sn series pre-plating layer, soak diffusion, thereby form Sn series solder cover layer on the body layer surface.
General Sn-Pb eutectic solder commonly used has the eutectic composition of Sn-38 quality %Pb, and fusing point is 183 ℃.To the many side shiftings of Pb, or to the many side shiftings of Sn, the fusing point of alloy (liquidus curve) all can rise from this composition.The Sn metal of simple substance is equivalent to simply to have removed the material behind whole Pb from eutectic solder, fusing point is 232 ℃.In the Sn series high-temperature solder that adopts in the present invention, " is main component with Sn " is meant the Sn that contains in the eutectic solder more than or equal to 62 quality %.And, the fusing point of this scolder is set at more than or equal to 185 ℃, mean with making the Sn alloy after Pb content reduces from the Sn-Pb eutectic solder constitute alloy (upper limit of fusing point is exactly 232 ℃ of Sn simple substance).From point of view of environment protection; the Sn alloy that constitutes above-mentioned high-temperature solder member preferably Pb content smaller or equal to 5 quality % (more preferably smaller or equal to 1 quality %; again preferably, the material except the impurity level that can not avoid does not contain Pb as far as possible).
According to the manufacture method of circuit board of the present invention, on the body layer surface of the pad that constitutes by the Cu coating that exposes from the scolder resist layer, form Sn series solder cover layer by above-mentioned Sn series high-temperature solder.At this moment, not that a solder cream that is made of Sn series high-temperature solder directly is coated on the body layer surface of pad, but on the body layer surface, form earlier Sn series pre-plating layer thinly that applied solder paste thereon makes its fusion again.Like this, just can make the so not good Sn of soaking of Cu series high-temperature solder is soaked diffusion equably on the Cu coating that constitutes body layer, even thereby a small amount of applied solder paste, also can cover the surface of pad with high coverage rate equably.
As a result, just can realize the structure of the impossible following circuit board of realizing of the present invention in the past first.That is, this circuit board is characterized in that, has: wiring laminated portion, and dielectric layer that is made of macromolecular material and conductor layer are alternately laminated and constitute; A plurality of metal pads dispose on the first type surface that the above-mentioned insulating barrier by this wiring laminated portion forms; And the scolder resist layer, be configured on the above-mentioned first type surface of wiring laminated portion, formed and be used to peristome that above-mentioned metal pad is exposed,
Metal pad has: body layer is made of Cu coating; And Sn series solder cover layer, constitute more than or equal to 185 ℃ of Sn series high-temperature solders by the liquidus temperature that with Sn is principal component less than 232 ℃, the mode that connects this body layer with area coverage more than or equal to 81%, covering is positioned at the surface of aforementioned body layer of the above-mentioned peristome of scolder resist layer, and, thickness at the middle position of above-mentioned peristome is maximum, thickness in the inner rim position of above-mentioned peristome is minimum, and, have thickness h at above-mentioned middle position less than the curved surface configuration of the male bend of the depth H of above-mentioned peristome.
Promptly, still use Sn series high-temperature solder to the soakage difference of Cu, but can form on the surface of the body layer that is made of Cu coating with suitable thickness first: area coverage is more than or equal to 81%, middle position thickness at peristome is maximum, at the inward flange position of peristome thickness is minimum, and at the thickness h of middle position Sn series solder cover layer less than the curved configuration of surface of male bend of the depth H of peristome, just, make motlten metal on the body layer of pad, soak the Sn series solder cover layer of the shape that spreads and obtain equably.
Particularly, can bring following effect.
(1) bond pad surface is because covered by the Sn series solder cover layer that reduces Pb content, so on environmental cure effectively, and, even with Sn series high-temperature solder to the soakage difference of Cu, also can form the Sn scolder cover layer that covers bond pad surface equably, therefore can also promote it to popularize.
(2) metal pad can form the sphere grid array pad, this sphere grid array pad in the rear side of circuit board by a plurality of clathrate or zigzags of being arranged in, respectively with the solder ball member combination that is used for being connected with terminal as the substrate of linking objective.In this case, though Sn series solder cover layer has reduced Pb content, the face that exposes that scolder not exclusively covers significantly reduces from bond pad surface, can improve the bonding strength of solder ball member, and significantly improve its deviation.
(3) because Sn series high-temperature solder to soak diffusivity good, even so do not increase the tectal thickness of Sn series solder, also can cover bond pad surface equably, so can make the thickness h of the tectal middle position of this Sn series solder littler than the depth H of the peristome of scolder resist layer.This just makes the position stability when the peristome of scolder resist layer is placed the solder ball member significantly improve.
(4) the mark pad that also can use as the optical alignment of the face side that is formed at circuit board of metal pad, in this case, bond pad surface is covered equably by the good Sn series solder cover layer of reflectivity, can improve its optical detection precision.
Sn series solder cover layer, preferably, constitute more than or equal to 190 ℃ of Sn series high-temperature solders by the liquidus temperature that with Sn is main component less than 232 ℃, make the mode of joining with this body layer more than or equal to 90%, cover the surface of the aforementioned body layer of the above-mentioned peristome that is positioned at the scolder resist layer with area coverage; Particularly preferably be, constitute more than or equal to 200 ℃ of Sn series high-temperature solders by the liquidus temperature that with Sn is main component less than 232 ℃, make the mode of joining with this body layer more than or equal to 95%, cover the surface of the aforementioned body layer of the above-mentioned peristome that is positioned at the scolder resist layer with area coverage.If liquidus temperature more than or equal to 200 ℃ Sn series high-temperature solder, just can significantly reduce the content of Pb again.For example, in the Pb-free solder of the various compositions of enumerating in the table 1 of non-patent literature 1, fusing point (liquidus temperature) Ts is also more than or equal to 200 ℃.In addition, Sn series solder cover layer is made with area coverage greater than waiting 90%, and the mode of joining with this body layer more than or equal to 95% is preferably come the surface of main body covered layer, just can further improve above-mentioned
(1)～(4) effect.
Description of drawings
Fig. 1 is the vertical view of an execution mode of expression circuit board.
Fig. 2 is its back view.
Fig. 3 is the figure of an example of the cross-section structure of expression circuit board of the present invention.
Fig. 4 is the amplification view that schematically illustrates the structure of BGA land side.
Fig. 5 is the amplification view of structure that schematically illustrates the comparative example of relative Fig. 4.
Fig. 6 is the specification figure of the summary of expression manufacture of substrates of the present invention.
Fig. 7 represents the section observation by light microscope image of example of the structure of BGA land side of the present invention.
Fig. 8 represents the section observation by light microscope image of example of structure of the BGA land side of comparative example.
Embodiment
Below, with reference to the description of drawings embodiments of the present invention.
Fig. 3 is the figure of profile construction that schematically shows the circuit board 1 of one embodiment of the present invention.Circuit board 1 has formed figure in accordance with regulations respectively and has constituted fuse conductor layer M1, the M11 (abbreviation conductor layer) of wiring metal layer on two surfaces with the tabular fuse 2 of heat-resistant resin plate (for example Bismaleimide Triazine (PVC ス マ レ ィ ミ De one ト リ ァ ジ Application) resin plate) or fiber-reinforced resin plate formations such as (for example glass reinforced epoxies).These fuse conductor layers M1, M11 form most the conductor fig on the surface that covers tabular fuse 2, as bus plane or ground plane.On the other hand, formed the through hole 12 that is worn by puncher etc. on tabular fuse 2, wall has formed the via conductors 30 that makes fuse conductor layer M1, the mutual conducting of M11 within it.Also have, through hole 12 is filled by resin systems such as epoxy resin packing material 31.
Also have, formed first path (PVC ァ) layer (sedimentary deposit (PVC Le De ァ ッ プ Layer): dielectric layer) V1, V11 that constitutes with heat-curing resin constituent 6 on the upper strata of fuse conductor layer M1, M11 respectively.And, on this surface, formed the first conductor layer M2, M12 respectively with metal line 7 by plating Cu.In addition, fuse conductor layer M1, M11 are connected between cambium layer by passage layers 34 respectively with the first conductor layer M2, M12.Equally, formed the alternate path layer (sedimentary deposit (PVC Le De ァ ッ プ Layer): dielectric layer) V2, V12 that has used heat-curing resin constituent 6 respectively on the upper strata of the first conductor layer M2, M12.Formed the second conductor layer M3, M13 with metal terminal pads 10,17 on its surface.These first conductor layers M2, M12 and the second conductor layer M3, M13 are respectively by being connected between passage layers 34 cambium layer.Passage layers 34 have via hole (PVC ァ ホ one Le) 34h, side face setting within it via conductor 34s, be arranged to by the via pad 34p of bottom surface side and via conductor 34s conducting and at the opposition side of via pad 34p from the outwardly directed via pad 341 of the open circumferential of via hole 34h.
On the first first type surface MP1 of tabular fuse 2, fuse conductor layer M1, the first passage layers V1, the first conductor layer M2 and alternate path layer V2 have formed first wiring laminated L1.In addition, on the second first type surface MP2 of tabular fuse 2, fuse conductor layer M11, the first passage layers V11, the first conductor layer M12 and alternate path layer V12 have formed second wiring laminated L2.Dielectric layer and conductor layer are alternately laminated, and always form dielectric layer 6 in the superiors, have formed each a plurality of metal terminal pads 10 to 17 respectively.The pad that the metal terminal 10 of first wiring laminated L1 side is configured to upside-down mounting connection integrated circuit components is a bond pads.
In addition, the metal terminal 17 of second wiring laminated L2 side is as back side pad, and this back side pad is used for by sphere grid array (BGA) circuit board itself being connected in mother board etc.As shown in Figure 2, the second face down bonding dish 17 in the second conductor layer M13 is also arranged and is formed clathrate.And, on each the second conductor layer M3, M13, formed respectively the scolder resist layer 8,18 that constitutes by photosensitive resin composition (SR1, SR2).All, peristome 8h, 18h have been formed correspondingly with each pad for the first face down bonding dish 10 or the second face down bonding dish 17 are exposed.
Passage layers V1, V11, V2, V12 and scolder resist layer 8,18 are made by for example following mode.That is, make photosensitive resin composition lacquer filming, the photosensitive adhesive film of making is like this carried out stacked (applying), stack has the transparent mask (for example glass mask) corresponding to the figure of via hole 34h again, exposes.Film portion beyond the via hole 34h is hardened through this exposure, keep intact and via hole 34h part is unhardened, therefore, remove, then can form via hole 34h (so-called light path processing) simply with the figure of expectation if it is dissolved in the solvent.
The second face down bonding dish 17 is the metal pads (the following metal pad 17 of also putting down in writing into) as applicable object of the present invention in Fig. 3.Metal pad 17 is arranged in roughly clathrate (or zigzag) as shown in Figure 2, as shown in Figure 3, combines respectively with solder ball member 97.Fig. 4 is the figure that spins upside down its details of expression, metal pad 17 have the body layer 17m that constitutes by Cu coating and by liquidus temperature more than or equal to 185 ℃ less than 232 ℃ (preferably more than or equal to 190 ℃ less than 232 ℃, more preferably greater than waiting 195 ℃ less than 232 ℃, more preferably more than or equal to 200 ℃ less than 232 ℃) the Sn series solder cover layer 87 that constitutes of Sn series high-temperature solder.Sn series solder cover layer 87 with area coverage more than or equal to 81% (preferably more than or equal to 85%, more preferably more than or equal to 90%, again preferably more than or equal to 95%, area coverage is high more good more) and cover the surface of the body layer 17m of the peristome 18h that is positioned at scolder resist layer 18 with this body layer 17m shape in succession, and, middle position thickness at peristome 18h is maximum, at the inward flange position of peristome 18h thickness is minimum, and, have thickness h at middle position less than the curved surface configuration of the male bend of the depth H of peristome 18h.Moreover the material of solder ball member 97 also is a Sn series high-temperature solder.
The Sn series high-temperature solder that constitutes Sn series solder cover layer 87 is described in detail.The Sn metal of simple substance is equivalent to remove whole Pb simply from eutectic solder, but fusing point is 232 ℃, exceeds nearly 50 ℃ than the fusing point of eutectic solder, and being difficult to directly instead, scolder adopts.In this case, to adoptable Sn series high-temperature solder, as main component (as above-mentioned, referring in eutectic solder the content more than or equal to 62 quality %), the element beyond Pb is sought the main body that eutectic forms composition with Sn.Will use the Sn alloy that has significantly reduced Pb content from the Sn-Pb eutectic solder to constitute under the situation of solder members, the fusing point of high-temperature solder is certain to surpass 185 ℃ (some is 200 ℃) (upper limit is 232 ℃ of Sn simple substance).From point of view of environment protection, Sn series high-temperature solder preferably Pb content smaller or equal to 5 quality % (, most preferably, not containing Pb as far as possible) except the material of the impurity level that can not avoid more preferably smaller or equal to 1 quality %.
The accessory ingredient that in Sn series high-temperature solder, adds to Sn, condition is: decreasing effect of melting point is big as far as possible, low price in addition, even or a little costliness but addition also deal with problems less, solder attachment and good fluidity, corrosion stability is excellent, or the like.But the kind of accessory ingredient that balancedly better possesses these conditions is especially limited, but several elements such as Zn, Bi, Ag and Cu.Sn-Zn series has eutectic point near 15 quality %Zn, use this composition, and fusing point drops to 195 ℃.But Zn has shortcoming on corrosion stability, is limited to the addition about 7～10 quality % usually, near the binary series forming with this, and fusing point only drops to about 215 ℃.So the Bi that adds 1～5 quality % carries out the fusing point adjustment, but finally be difficult to obtain fusing point less than 200 ℃.And the Bi costliness also is strategic materials, so have any problem on the stability of supplying with.
On the other hand, it far is high-melting-point that Ag compares with Sn separately with Cu, near 5 quality %Ag, near 2 quality %Cu, all has eutectic point in the many sides of Sn with regard to Sn-Cu series with regard to Sn-Ag series.In addition, Ag-Cu series also is eutectic series, can further reduce fusing point by the ternary eutectic of utilizing Sn-Ag-Cu.But, Sn-Ag series might as well, Sn-Cu series might as well, all be that the binary eutectic temperature is about 220 ℃, even adopt ternary eutectic series also can not drop to fusing point smaller or equal to 200 ℃.
The angle of revealing from eutectic, it is 94 quality %～99 quality % that Sn series solder cover layer 87 preferably adopts the content of following Sn series high-temperature solder: Sn, form accessory ingredient as eutectic, the side of Ag and Cu or both sides add up to and contain at 1 quality %～6 quality %.For example, under the situation of Sn-Ag series alloy, the recommendation of the angle of revealing from eutectic consists of, and for Sn, the content of Ag is 3 quality %～6 quality %.Equally, under the situation of Sn-Cu series alloy, for Sn, the content of Cu is 1 quality %～3 quality %.Have, under the situation of Sn-Ag-Cu alloy, Ag+Cu is 3 quality %～6 quality % again, and Cu/ (Ag+Cu) mass ratio is 0.1～0.5.No matter in which kind of situation, the fusing point of scolder is also more than or equal to 200 ℃.
In the present invention, be necessary to use above-mentioned Sn series high-temperature solder, on the surface of the body layer 17m of the pad that constitutes by the Cu coating that exposes from scolder resist layer 18, form Sn series solder cover layer 87 by above-mentioned Sn series high-temperature solder.As shown in Figure 5, by direct applied solder paste and make its backflow on the surface of the body layer 17m that constitutes at Cu coating, fusion forms Sn series solder cover layer 87, even so, Sn series high-temperature solder can not soak diffusion well because the reflux temperature height is poor to the soakage of Cu yet.Following problem appears in the result: it is a lot of to expose face 17e residue, and the bonding strength of solder ball 97 reduces, and perhaps intensity is irregular.In addition, be easy to generate following problem: because do not soak diffusion, a large amount of scolders 87 ' is high protuberance on body layer 17m, so also be easy to generate in placement, when solder ball 97 is installed, ball 97 becomes unstable on pad, brings obstacle for the location precision.
Therefore, in the present invention, adopt operation shown in Figure 6.At first, by shown in the operation 1, the mode of exposing by the body layer 17m of metal pad 17 in peristome 18h forms scolder resist layer 18, by electroless plating Sn or electrolysis plating Sn, with the surface (preplating operation) of Sn series pre-plating layer 91 these body layer 17m that expose of covering.Secondly, on Sn series pre-plating layer 91, than Sn series pre-plating layer 91 more the heavy back coating form the solder cream 87p (solder cream 87p working procedure of coating) of contained solder powder by Sn series high-temperature solder.Then, the solder cream 87p overlay on the surface of the series of the Sn on main body covered layer 17m pre-plating layer 91 is heated to high temperature above the liquidus temperature of Sn series high-temperature solder, make the fusion together of itself and Sn series pre-plating layer 91, soak diffusion, thereby form Sn series solder cover layer 87 (melt solder operations) on body layer 17m surface.
That is, not the solder cream 87p that directly constitutes by Sn series high-temperature solder, but earlier at the serial pre-plating layer 91 of the surperficial very thin formation Sn of body layer 17m in the body layer 17m of pad surface applied, applied solder paste 87p and make its fusion thereon again.Therefore, can make, on the Cu coating that constitutes body layer 17m, soak diffusion equably the not so well Sn of the soakage of Cu series high-temperature solder, even thereby the coating amount of solder cream 87p less, also can evenly cover the surface of pad with higher coverage rate.
As a result,, significantly reduced because of scolder not exclusively covers the face that exposes that causes, can improve the bonding strength of solder ball member, and its deviation has been improved significantly also from bond pad surface though Sn series solder cover layer 87 has reduced the content of Pb.In addition, because soaking of Sn series high-temperature solder spread well, although do not increase the thickness of Sn series solder cover layer 87, also can cover bond pad surface equably, the thickness h of middle position that therefore can make this Sn series solder cover layer 87 is less than the depth H of the peristome 18h of scolder resist layer 18.Position stability when this makes the solder ball member is placed on the peristome 18h of scolder resist layer 18 significantly improves.
Owing to adopt said method, make extremely easily in peristome 18h by Sn series solder cover layer 87 to satisfy h＜H and area occupation ratio surface more than or equal to the main body covered layer of 95% mode 17m, according to situation, also can obtain more than or equal to 98% or almost be bordering on 100% covering state.As shown in Figure 5, need not explanation, this state is good with comparing with the covering state (for example smaller or equal to 80%) of existing method, is outstanding on reliability under the situation that has connected solder ball 97 and positioning accuracy.
Sn series pre-plating layer 91 preferably forms with the thickness of 0.9 μ m～5 μ m.If the thickness of Sn series pre-plating layer 92 less than 0.9 μ m, then is difficult to the surface by the main body covered equably layer of Sn series pre-plating layer 91 17m, thereby can not fully guarantee the coverage rate of Sn series solder cover layer 87 sometimes.On the other hand, the thickness of Sn series pre-plating layer 91 then causes long-timeization of electroplating work procedure, the decline that brings production efficiency more than or equal to 5 μ m.
For the diffusivity of soaking that makes Sn series solder cover layer 87 fully improves, Sn series pre-plating layer 91 preferably forms with the material of the content with Sn more than or equal to 95% composition.In this case, Sn series pre-plating layer 91 uses and contains the material of Au as accessory ingredient, can improve the body layer 71 that constitutes by Cu coating and the compatibility of Sn series pre-plating layer 91, from make Sn series solder cover layer 87 to soak the better viewpoint of diffusivity be favourable.If the content of the Au of Sn series pre-plating layer 91 is less than 0.1 quality %, then effect is not enough; Surpass 5 quality %, then the formation amount of compound increases between the Au-Sn series metal, causes the bonding strength of solder ball 97 to reduce.
With under the situation of pad, the diameter in zone of peristome 18h that is positioned at the surface of metal pad 17 is set at 200 μ m～600 μ m usually at BGA.In this case, to form 10 μ m～20 μ m be suitable to the thickness of the middle position of Sn series solder cover layer 87.For solder cream 87p overlay, adjust its overlay thickness, the thickness of the middle position of the feasible Sn series solder cover layer 87 that finally obtains becomes 10 μ m～20 μ m.If setting the thickness of the middle position of Sn series solder cover layer 87 is less than 10 μ m, then the surface of metal pad 17 is just become difficult with the 87 even coverings of Sn series solder cover layer.In addition, if the thickness h of the middle position of Sn series solder cover layer 87 surpasses 20 μ m, then be difficult to above-mentioned thickness h set the pad used less than BGA the opening depth H (being set at 10 μ m～35 μ m usually) of normally used scolder resist layer 18, bring obstacle for sometimes the positioning accuracy of solder ball 97.Preferably, thickness h is made as half smaller or equal to the opening depth H.
The Sn series solder cover layer 87 that relies on the coating of solder cream and fusion and form by adopting method for making of the present invention, can form the roughly surface configuration of dome shape.
In this case, preferably, the surface of establishing body layer 17m is the bottom surface, and the radius of curvature that forms the surface is the shape of the spherical crown shape of 260 μ m～4000 μ m.If the radius of curvature of setting the surface surpasses the value of 4000 μ m, then Sn scolder cover layer 87 became thin, and the surface that covers metal pad 17 with Sn series solder cover layer 87 equably just becomes difficult.In addition, if the radius of curvature on surface less than 260 μ m, then Sn series solder cover layer 87 becomes excessive in the thickness h of middle position, brings obstacle for sometimes the positioning accuracy of solder ball 97.
Moreover, at the upside-down mounting of the circuit board pad structure identical that connect that side forms with metal pad 17, can also be this as the sign pad of using in the optical alignment of the face side formation of circuit board.In this case, on pad, do not connect solder ball, but cover the good Sn series solder cover layer of reflectivity equably, improve its optical detection precision in bond pad surface.
Fig. 7 is the tectal section observation by light microscope of a Sn series solder image, this Sn series solder cover layer is made by the following method: split bore 250 μ m, the opening depth H is the scolder resist layer peristome of 25 μ m, on the body layer that constitutes by Cu coating, form the Sn coating of composition with Sn-1 quality %Au with the about 1 μ m of thickness by electroless plating, as Sn series pre-plating layer, with the cream of thickness 40 μ m coating Sn-Ag-Cu scolder, under 252 ℃, reflux again.The surface of the body layer in the opening is covered by 100%Sn series solder cover layer roughly, and the thickness h of the layer of middle position is 10 μ m approximately.On the other hand, Fig. 8 is as a comparative example, omits the formation of Sn series pre-plating layer and the tectal section observation by light microscope of the Sn series solder image that forms.As can be seen, the surface coverage of the body layer in the opening is little of 70%, and the thickness h of the layer of middle position is about 35 μ m, and Sn series solder cover layer protuberance reaches the degree roughly the same with the opening depth H.
Claims (7)
1. the manufacture method of a circuit board, this circuit board has: wiring laminated portion, dielectric layer that is made of macromolecular material and conductor layer are alternately laminated and constitute; A plurality of metal pads are configured on the first type surface that the dielectric layer by this wiring laminated portion forms; And the scolder resist layer, be configured on the described first type surface of described wiring laminated portion, formed and be used to peristome that described metal pad is exposed,
Metal pad has: body layer is made of Cu coating; And Sn series solder cover layer, constitute more than or equal to 185 ℃ of Sn series high-temperature solders by the liquidus temperature that with Sn is principal component less than 232 ℃, with area coverage more than or equal to 81% shape of joining with this body layer, covering is positioned at the surface of described body layer of the described peristome of scolder resist layer, and, at the middle position of described peristome, the thickness maximum; In the inner rim position of described peristome, the thickness minimum, and, have thickness h at described middle position less than the curved surface configuration of the male bend of the depth H of described peristome,
The manufacture method of this circuit board is characterised in that, implements in the following order:
The preplating operation forms described scolder resist layer and the described body layer of described metal pad is exposed in described peristome, cover the surface of this described body layer that exposes with Sn series pre-plating layer;
The solder cream working procedure of coating, on described Sn series pre-plating layer, with than the thicker mode applied solder paste of described Sn series pre-plating layer, the solder powder that wherein said solder cream contained is made of described Sn series high-temperature solder; And
The melt solder operation, by heating with the high temperature of the liquidus temperature that surpasses described Sn series high-temperature solder overlay to the described solder cream on the surface that covers the described Sn series pre-plating layer on the described body layer, make itself and the fusion together of described Sn series pre-plating layer, soak diffusion, thereby form described Sn series solder cover layer on described body layer surface.
2. the manufacture method of circuit board according to claim 1, wherein, described Sn series solder cover layer is made of more than or equal to 200 ℃ of Sn series high-temperature solders less than 232 ℃ the liquidus temperature that with Sn is main component, with the shape that area coverage is joined with this body layer more than or equal to 95%, cover the surface of the described body layer of the described peristome that is positioned at the scolder resist layer.
3. the manufacture method of circuit board according to claim 1 and 2 wherein, forms described Sn series pre-plating layer with the thickness of 0.9 μ m～1.8 μ m.
4. the manufacture method of circuit board according to claim 1, wherein, described Sn series pre-plating layer forms with the material of the content with Sn more than or equal to 95% composition.
5. the manufacture method of circuit board according to claim 4, wherein, described Sn series pre-plating layer adopts and contains the material of Au as accessory ingredient.
6. the manufacture method of circuit board according to claim 5, wherein, the Au content of described Sn series pre-plating layer is 0.1 quality %～5 quality %.
7. the manufacture method of circuit board according to claim 1 wherein, is adjusted its applied thickness to the overlay of described solder cream, makes that the thickness at the tectal described middle position of described Sn series solder that finally obtains is 10 μ m～20 μ m.
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004333338 | 2004-11-17 | ||
| JP2004-333338 | 2004-11-17 | ||
| JP2004333338 | 2004-11-17 | ||
| JP2004358708 | 2004-12-10 | ||
| JP2004-358708 | 2004-12-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1776892A CN1776892A (en) | 2006-05-24 |
| CN100424842C true CN100424842C (en) | 2008-10-08 |
Family
ID=36766301
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100070109A Expired - Fee Related CN100424842C (en) | 2004-11-17 | 2005-01-31 | Wiring board and method of producing the same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100424842C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2068606A4 (en) * | 2006-09-14 | 2009-10-28 | Sumitomo Bakelite Co | Junction structure, method of joining, wiring board and process for producing the same |
| JP5101169B2 (en) * | 2007-05-30 | 2012-12-19 | 新光電気工業株式会社 | Wiring board and manufacturing method thereof |
| US9117730B2 (en) * | 2011-12-29 | 2015-08-25 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
| CN110416248B (en) | 2019-08-06 | 2022-11-04 | 京东方科技集团股份有限公司 | Display substrate, preparation method thereof and display device |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10112514A (en) * | 1996-10-04 | 1998-04-28 | Toshiba Corp | Semiconductor device and its manufacture |
| CN1185892A (en) * | 1996-03-28 | 1998-06-24 | 英特尔公司 | Perimeter matrix ball grid array circuit package with a populated center |
| JP2000216292A (en) * | 1999-01-26 | 2000-08-04 | Shigetaka Ooto | Manufacture of tape type chip-size package |
| JP2000236037A (en) * | 1999-02-15 | 2000-08-29 | Sumitomo Metal Mining Co Ltd | Solder resist forming method |
| CN1303130A (en) * | 2000-01-03 | 2001-07-11 | 摩托罗拉公司 | Semi-conductor device and its manufacturing method |
| CN1320960A (en) * | 2000-04-19 | 2001-11-07 | 卓联科技有限公司 | Interconnection method without lead bosses |
| JP2001332641A (en) * | 2000-05-25 | 2001-11-30 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
| JP2002076606A (en) * | 2000-06-12 | 2002-03-15 | Hitachi Ltd | Electronic equipment and semiconductor device |
| US20030030149A1 (en) * | 2000-06-12 | 2003-02-13 | Kazuma Miura | Semiconductor device having solder bumps reliably reflow solderable |
| US20030222352A1 (en) * | 2002-05-29 | 2003-12-04 | Via Technologies, Inc. | Under-bump metallugical structure |
| JP2003347469A (en) * | 2002-05-27 | 2003-12-05 | Kyocera Corp | Electronic equipment |
-
2005
- 2005-01-31 CN CNB2005100070109A patent/CN100424842C/en not_active Expired - Fee Related
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1185892A (en) * | 1996-03-28 | 1998-06-24 | 英特尔公司 | Perimeter matrix ball grid array circuit package with a populated center |
| JPH10112514A (en) * | 1996-10-04 | 1998-04-28 | Toshiba Corp | Semiconductor device and its manufacture |
| JP2000216292A (en) * | 1999-01-26 | 2000-08-04 | Shigetaka Ooto | Manufacture of tape type chip-size package |
| JP2000236037A (en) * | 1999-02-15 | 2000-08-29 | Sumitomo Metal Mining Co Ltd | Solder resist forming method |
| CN1303130A (en) * | 2000-01-03 | 2001-07-11 | 摩托罗拉公司 | Semi-conductor device and its manufacturing method |
| CN1320960A (en) * | 2000-04-19 | 2001-11-07 | 卓联科技有限公司 | Interconnection method without lead bosses |
| JP2001332641A (en) * | 2000-05-25 | 2001-11-30 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
| JP2002076606A (en) * | 2000-06-12 | 2002-03-15 | Hitachi Ltd | Electronic equipment and semiconductor device |
| US20030030149A1 (en) * | 2000-06-12 | 2003-02-13 | Kazuma Miura | Semiconductor device having solder bumps reliably reflow solderable |
| JP2003347469A (en) * | 2002-05-27 | 2003-12-05 | Kyocera Corp | Electronic equipment |
| US20030222352A1 (en) * | 2002-05-29 | 2003-12-04 | Via Technologies, Inc. | Under-bump metallugical structure |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1776892A (en) | 2006-05-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100501982C (en) | Wiring board with semiconductor component | |
| US5075965A (en) | Low temperature controlled collapse chip attach process | |
| EP0643903B1 (en) | Tin-bismuth solder connection having improved high temperature properties, and process for forming same | |
| KR100758760B1 (en) | Circuit device and manufacturing method of the same | |
| CN100440471C (en) | Method for manufacturing electronic device | |
| CN101337308B (en) | Solder | |
| CN1084917C (en) | Electrically conductive paste materials and applications | |
| US6330967B1 (en) | Process to produce a high temperature interconnection | |
| US6998336B1 (en) | Wiring board and method of producing the same | |
| JPH08330358A (en) | Electronic module provided with many solder dams inside window of solder mask | |
| JPH071179A (en) | Lead-free tin - bismuth solder | |
| CN101996902A (en) | Method of manufacturing semiconductor device | |
| TW201237976A (en) | Bump-on-lead flip chip interconnection | |
| US20080191347A1 (en) | Conductive ball-or pin-mounted semiconductor packaging substrate, method for manufacturing the same and conductive bonding material | |
| JPH098451A (en) | Method of manufacturing chip mounting circuit card | |
| US7923125B2 (en) | Apparatus for solder crack deflection | |
| CN102150263A (en) | Lead, wiring member, package component, metal component with resin, resin-encapsulated semiconductor device, and methods for producing same | |
| CN102754195A (en) | Circuit board with via trace connection and method of making the same | |
| CN104470672A (en) | Method of soldering an electronic component with a high lateral accuracy | |
| CN100424842C (en) | Wiring board and method of producing the same | |
| US5877560A (en) | Flip chip microwave module and fabrication method | |
| CN100440468C (en) | Method for manufacturing circuit device | |
| CN104779236B (en) | Flip-chip pad geometry for IC package substrate | |
| US20080166835A1 (en) | Method of bonding a solder ball and a base plate and method of manufacturing packaging structure of using the same | |
| JP2002016211A (en) | Electronic circuit module and circuit unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081008 Termination date: 20170131 |