CL2017001033A1 - Depurador (eud) de bus serial universal (usb) integrado para depuración multi-interfaz en sistemas electrónicos - Google Patents

Depurador (eud) de bus serial universal (usb) integrado para depuración multi-interfaz en sistemas electrónicos

Info

Publication number
CL2017001033A1
CL2017001033A1 CL2017001033A CL2017001033A CL2017001033A1 CL 2017001033 A1 CL2017001033 A1 CL 2017001033A1 CL 2017001033 A CL2017001033 A CL 2017001033A CL 2017001033 A CL2017001033 A CL 2017001033A CL 2017001033 A1 CL2017001033 A1 CL 2017001033A1
Authority
CL
Chile
Prior art keywords
eud
depuration
usb
electronic system
information
Prior art date
Application number
CL2017001033A
Other languages
English (en)
Inventor
Terrence Brian Remple
Duane Eugene Ellis
Sassan Shahrokhinia
Victor Kam Kin Wong
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CL2017001033A1 publication Critical patent/CL2017001033A1/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042—Universal serial bus [USB]

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

<p>SE DIVULGA UN DEPURADOR (EUD) DE BUS SERIAL UNIVERSAL (USB) INTEGRADO PARA DEPURACIÓN MULTI-INTERFAZ EN SISTEMAS ELECTRÓNICOS; LOS SISTEMAS ELECTRÓNICOS CON TIENEN CIRCUITOS INTEGRADOS (ICs) COMPLEJOS QUE REQUIEREN PRUEBA Y DEPURACIÓN EXTENSIVAS PARA GARANTIZAR UNA BUENA CALIDAD Y RENDIMIENTO; EN ASPECTOS EJEMPLARES, UN EUD ES PROPORCIONADO EN UN SISTEMA ELECTRÓNICO; EL EUD ESTÁ CONFIGURADO PARA ENVIAR IN FORMACIÓN DE CONTROL HACIA Y/O RECOPILAR INFORMACIÓN DE DEPURACIÓN DESDE MÚLTIPLES INTERFACES DE DEPURACIÓN INTERNAS EN EL SISTEMA ELECTRÓNICO; EL EUD TAMBIÉN ESTÁ CONFIGURADO PARA CONVERTIR LA INFORMACIÓN DE DEPURACIÓN EN UN FORMATO USB DE MANERA QUE SE PUEDE TENER ACCESO EXTERNAMENTE A LA INFORMACIÓN DE DEPURACIÓN A TRAVÉS DE UNA INTERFAZ USB PROPORCIONADA POR EL SISTEMA ELECTRÓNICO; EL EUD PUEDE PROPORCIONAR MONITOREO NO INVASIVO DEL SISTEMA ELECTRÓNICO; EL SISTEMA ELECTRÓNICO PUEDE UTILIZAR UN PUERTO USB PARA COMUNICACIONES EN UN MODO DE MISIÓN MIENTRAS ESTÁ HABILITADO EUD; ADICIONALMENTE, EL SISTEMA ELECTRÓNICO PUEDE ENCENDER O APAGAR TODOS LOS RELOJES DEL SISTEMA DURANTE EL MODO DE AHORRO DE ENERGÍA MIENTRAS QUE EL EUD SIGUE FUNCIONANDO.</p>
CL2017001033A 2014-10-30 2017-04-26 Depurador (eud) de bus serial universal (usb) integrado para depuración multi-interfaz en sistemas electrónicos CL2017001033A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/527,873 US9684578B2 (en) 2014-10-30 2014-10-30 Embedded universal serial bus (USB) debug (EUD) for multi-interfaced debugging in electronic systems

Publications (1)

Publication Number Publication Date
CL2017001033A1 true CL2017001033A1 (es) 2018-01-05

Family

ID=54293427

Family Applications (1)

Application Number Title Priority Date Filing Date
CL2017001033A CL2017001033A1 (es) 2014-10-30 2017-04-26 Depurador (eud) de bus serial universal (usb) integrado para depuración multi-interfaz en sistemas electrónicos

Country Status (16)

Country Link
US (1) US9684578B2 (es)
EP (1) EP3213215B1 (es)
JP (1) JP6594972B2 (es)
KR (1) KR20170078662A (es)
CN (1) CN107077409B (es)
AU (1) AU2015339839A1 (es)
BR (1) BR112017008712A2 (es)
CA (1) CA2962771A1 (es)
CL (1) CL2017001033A1 (es)
CO (1) CO2017003937A2 (es)
MX (1) MX2017005636A (es)
PH (1) PH12017500531A1 (es)
RU (1) RU2017114719A (es)
SG (1) SG11201702090QA (es)
TW (1) TWI689813B (es)
WO (1) WO2016069206A1 (es)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201627862A (zh) * 2015-01-26 2016-08-01 鴻海精密工業股份有限公司 除錯電路、除錯請求電路及除錯系統
US20170138998A1 (en) * 2015-11-16 2017-05-18 Mediatek Inc. Testing Device for Connection Interface and Related Testing Methods
US10503683B2 (en) * 2015-11-20 2019-12-10 Parade Technologies, Ltd. Service redirect over USB Type-C
US10705142B2 (en) * 2016-12-29 2020-07-07 Intel Corporation Device, system and method for providing on-chip test/debug functionality
KR102376750B1 (ko) 2018-09-13 2022-03-21 한국전자통신연구원 디버깅을 위한 네트워크를 포함하는 시스템 온 칩
US10846201B1 (en) * 2018-09-21 2020-11-24 Amazon Technologies, Inc. Performance debug for networks
FR3089657B1 (fr) * 2018-12-06 2021-05-28 Idemia Identity & Security France Dispositif tel qu’un objet connecté pourvu de moyens pour contrôler l’exécution d’un programme exécuté par le dispositif
KR20200123680A (ko) * 2019-04-22 2020-10-30 에스케이하이닉스 주식회사 테스트 기판
TWI748297B (zh) 2019-12-04 2021-12-01 瑞軒科技股份有限公司 自動化測試方法
TWI710778B (zh) * 2019-12-04 2020-11-21 瑞軒科技股份有限公司 自動化測試系統及其裝置
CN112416835A (zh) * 2021-01-25 2021-02-26 智道网联科技(北京)有限公司 智能车载网联终端主板、智能车载网联终端及调试方法

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6732301B1 (en) * 2000-03-06 2004-05-04 Hewlett-Packard Development Company, L.P. Serial bus diagnostic port of a digital system
US6823224B2 (en) 2001-02-21 2004-11-23 Freescale Semiconductor, Inc. Data processing system having an on-chip background debug system and method therefor
JP4479002B2 (ja) 2004-03-31 2010-06-09 日本電気株式会社 Ｃｐｕの省電力機能を有する機器のデバッグシステム及び方法
US20050268195A1 (en) * 2004-04-29 2005-12-01 Lund Morten W Apparatus and method for improving emulation speed of high-level languages in on-chip emulation systems
CN100435110C (zh) * 2004-11-26 2008-11-19 上海芯华微电子有限公司 片上系统的片上调试器
JP4222370B2 (ja) 2006-01-11 2009-02-12 セイコーエプソン株式会社 デバッグ支援装置及びデバッグ処理方法をコンピュータに実行させるためのプログラム
JP4422134B2 (ja) * 2006-09-29 2010-02-24 Ｏｋｉセミコンダクタ株式会社 Ｕｓｂテスト回路
US8205095B2 (en) 2007-11-02 2012-06-19 Nvidia Corporation Method and system for remotely debugging a failed computer machine
US8296469B2 (en) * 2008-12-31 2012-10-23 Intel Corporation Scalable method and apparatus for link with reconfigurable ports
US8332641B2 (en) * 2009-01-30 2012-12-11 Freescale Semiconductor, Inc. Authenticated debug access for field returns
US8683221B2 (en) * 2010-05-18 2014-03-25 Lsi Corporation Configurable memory encryption with constant pipeline delay in a multi-core processor
US8487655B1 (en) * 2009-05-05 2013-07-16 Cypress Semiconductor Corporation Combined analog architecture and functionality in a mixed-signal array
TW201145016A (en) * 2010-06-15 2011-12-16 Nat Univ Chung Cheng Non-intrusive debugging framework for parallel software based on super multi-core framework
GB2483907A (en) * 2010-09-24 2012-03-28 Advanced Risc Mach Ltd Privilege level switching for data processing circuitry when in a debug mode
US9037911B2 (en) * 2010-12-09 2015-05-19 Advanced Micro Devices, Inc. Debug state machines and methods of their operation
US8826081B2 (en) 2011-08-25 2014-09-02 Ultrasoc Technologies, Ltd. Data processing apparatus and related methods of debugging processing circuitry
GB2500074B (en) 2012-07-09 2014-08-20 Ultrasoc Technologies Ltd Debug architecture
US9927486B2 (en) 2012-07-09 2018-03-27 Ultrasoc Technologies Ltd. Debug architecture
GB2500441B (en) 2012-07-09 2014-03-05 Ultrasoc Technologies Ltd Data prioritisation in a debug architecture
CN103226506B (zh) * 2013-04-28 2015-04-22 杭州士兰微电子股份有限公司 内嵌于芯片的usb转jtag调试装置及其调试方法
US9404968B1 (en) * 2013-10-25 2016-08-02 Altera Corporation System and methods for debug connectivity discovery
TWM483532U (zh) * 2014-01-21 2014-08-01 Elitegroup Computer Sys Co Ltd 主機板及除錯裝置
CN203838699U (zh) * 2014-05-29 2014-09-17 国家电网公司 一种多功能调试接口转换装置

Also Published As

Publication number Publication date
SG11201702090QA (en) 2017-05-30
MX2017005636A (es) 2017-06-29
TWI689813B (zh) 2020-04-01
CN107077409B (zh) 2021-01-15
KR20170078662A (ko) 2017-07-07
AU2015339839A1 (en) 2017-04-13
WO2016069206A1 (en) 2016-05-06
EP3213215A1 (en) 2017-09-06
PH12017500531A1 (en) 2017-08-07
TW201633128A (zh) 2016-09-16
CO2017003937A2 (es) 2017-07-11
BR112017008712A2 (pt) 2017-12-19
EP3213215B1 (en) 2019-11-20
RU2017114719A (ru) 2018-12-03
JP6594972B2 (ja) 2019-10-23
CN107077409A (zh) 2017-08-18
US20160124822A1 (en) 2016-05-05
RU2017114719A3 (es) 2019-04-24
CA2962771A1 (en) 2016-05-06
JP2017537382A (ja) 2017-12-14
US9684578B2 (en) 2017-06-20

Similar Documents

Publication Publication Date Title
CL2017001033A1 (es) Depurador (eud) de bus serial universal (usb) integrado para depuración multi-interfaz en sistemas electrónicos
BR112015031231A8 (pt) método, dispositivo de armazenamento legível por computador e sistema para utilizar condições ambientais em adição a outras informações de estado do diálogo em um sistema de diálogo de conversação
CL2019001228A1 (es) Métodos y sistemas de manejo del proceso de seguimiento de haces e índices.
EP3798850A4 (en) ON-CHIP CODE BREAKPOINT DEBUG METHOD, ON-CHIP PROCESSOR AND CHIP BREAKPOINT DEBUG SYSTEM
BR112012033223A2 (pt) mudança de modos de taxa de correspondência na presença de informação de estado do canal de transmissão de sinal de referência
BR112017005951A2 (pt) primeiro dispositivo de comunicação, segundo dispositivo de comunicação e métodos nos mesmos, para enviar e receber, respectivamente, uma indicação de um tipo de subquadro
BR112015004485A8 (pt) sistema e método de gerenciamento do espectro, e, mídia legível por computador não transitória
EA029347B1 (ru) Системы и способы для универсальных компонентов формирования изображения
GB201213532D0 (en) Remote debug service in a cloud environment
AR085161A1 (es) Procedimiento y sistema para la transmision del estado de una aplicacion entre diferentes dispositivos
WO2015181389A3 (en) Integrated circuit verification using parameterized configuration
BR112015032533A2 (pt) sistema e método de conversor de fonte de alimentação para usinagem
TW201612910A (en) Semiconductor memory device
BR112013004233A2 (pt) circuito integrado incluindo um analisador de lógica programável com capacidades aprimoradas de análise e depuração e um método para o mesmo
WO2015044329A3 (en) Testing of a substation automation system
BR112015017146A2 (pt) método para a determinação do número de bits de indicador de pontuação (ri), estação base e terminal
BR112019025560A2 (pt) Método de alocação de largura de banda e dispositivo terminal
MY176339A (en) Power converter control device
WO2014113286A3 (en) Overlap checking for a translation lookaside buffer (tlb)
TR201817903T4 (tr) Kuplaj Parçası
MY179336A (en) Device, method and system for performing closed chassis debug with a repeater
BR112015018768A2 (pt) aparelho e método de detecção de voltagem, e, bateria
BR112014032371A2 (pt) método e dispositivo de processamento de comunicação
ES2723709T3 (es) Método para realizar la comunicación entre dispositivos periféricos de terminal móvil y terminal móvil
BR112015026148A8 (pt) sistemas e métodos para gerenciamento de arquivo por dispositivos de computação móveis