CH512110A - Einrichtung zur Ausführung von Verknüpfungsoperationen - Google Patents

Einrichtung zur Ausführung von Verknüpfungsoperationen

Info

Publication number
CH512110A
CH512110A CH1918470A CH1918470A CH512110A CH 512110 A CH512110 A CH 512110A CH 1918470 A CH1918470 A CH 1918470A CH 1918470 A CH1918470 A CH 1918470A CH 512110 A CH512110 A CH 512110A
Authority
CH
Switzerland
Prior art keywords
execution
link operations
link
operations
Prior art date
Application number
CH1918470A
Other languages
German (de)
English (en)
Inventor
Fleisher Harold
Weinberger Arnold
Donald Winkler Vaughn
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CH512110A publication Critical patent/CH512110A/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Complex Calculations (AREA)
CH1918470A 1969-12-30 1970-12-28 Einrichtung zur Ausführung von Verknüpfungsoperationen CH512110A (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US88902469A 1969-12-30 1969-12-30

Publications (1)

Publication Number Publication Date
CH512110A true CH512110A (de) 1971-08-31

Family

ID=25394372

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1918470A CH512110A (de) 1969-12-30 1970-12-28 Einrichtung zur Ausführung von Verknüpfungsoperationen

Country Status (7)

Country Link
US (1) US3593317A (enExample)
JP (1) JPS5040903B1 (enExample)
CA (1) CA935928A (enExample)
CH (1) CH512110A (enExample)
DE (1) DE2063199C3 (enExample)
FR (1) FR2072117B1 (enExample)
NL (1) NL171401C (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0012171A1 (de) * 1978-10-26 1980-06-25 Siemens Aktiengesellschaft Programmierbares Schaltwerk

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3761902A (en) * 1971-12-30 1973-09-25 Ibm Functional memory using multi-state associative cells
US3760368A (en) * 1972-04-21 1973-09-18 Ibm Vector information shifting array
US3790959A (en) * 1972-06-26 1974-02-05 Burroughs Corp Capacitive read only memory
DE2321200C3 (de) * 1973-04-26 1984-01-26 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur Durchführung logischer, durch Boolesche Gleichungen dargestellter Verknüpfungen
DE2401645C2 (de) * 1974-01-15 1982-09-09 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Vorrichtung zur Abgabe von Steuersignalen an eine Schaltungsanordnung
US3924243A (en) * 1974-08-06 1975-12-02 Ibm Cross-field-partitioning in array logic modules
US4063080A (en) * 1976-06-30 1977-12-13 International Business Machines Corporation Method of propagation delay testing a level sensitive array logic system
US4123669A (en) * 1977-09-08 1978-10-31 International Business Machines Corporation Logical OR circuit for programmed logic arrays
US4438427A (en) 1978-07-20 1984-03-20 Fujitsu Limited Decoder and method utilizing partial and redundant decoding
US4506341A (en) * 1982-06-10 1985-03-19 International Business Machines Corporation Interlaced programmable logic array having shared elements
US4600846A (en) * 1983-10-06 1986-07-15 Sanders Associates, Inc. Universal logic circuit modules
EP0365733B1 (en) * 1988-10-28 1994-01-05 International Business Machines Corporation Reprogrammable logic fuse based on a 6-device SRAM cell for logic arrays
US4942319A (en) * 1989-01-19 1990-07-17 National Semiconductor Corp. Multiple page programmable logic architecture
US5021689A (en) * 1989-01-19 1991-06-04 National Semiconductor Corp. Multiple page programmable logic architecture
US5081375A (en) * 1989-01-19 1992-01-14 National Semiconductor Corp. Method for operating a multiple page programmable logic device
US5055712A (en) * 1990-04-05 1991-10-08 National Semiconductor Corp. Register file with programmable control, decode and/or data manipulation
JP5203594B2 (ja) * 2006-11-07 2013-06-05 株式会社東芝 暗号処理回路及び暗号処理方法
JP4851947B2 (ja) * 2007-01-29 2012-01-11 株式会社東芝 論理回路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3212064A (en) * 1961-11-27 1965-10-12 Sperry Rand Corp Matrix having thin magnetic film logical gates for transferring signals from plural input means to plural output means
US3210737A (en) * 1962-01-29 1965-10-05 Sylvania Electric Prod Electronic data processing
US3274556A (en) * 1962-07-10 1966-09-20 Ibm Large scale shifter
US3311896A (en) * 1964-04-03 1967-03-28 Ibm Data shifting apparatus
US3383661A (en) * 1964-09-30 1968-05-14 Bell Telephone Labor Inc Arrangement for generating permutations
GB1101851A (en) * 1965-01-20 1968-01-31 Ncr Co Generalized logic circuitry
US3371320A (en) * 1965-03-12 1968-02-27 Sperry Rand Corp Multipurpose matrix

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0012171A1 (de) * 1978-10-26 1980-06-25 Siemens Aktiengesellschaft Programmierbares Schaltwerk

Also Published As

Publication number Publication date
FR2072117B1 (enExample) 1973-02-02
DE2063199C3 (de) 1974-09-26
FR2072117A1 (enExample) 1971-09-24
US3593317A (en) 1971-07-13
NL171401C (nl) 1983-03-16
NL171401B (nl) 1982-10-18
DE2063199B2 (de) 1974-02-28
NL7018172A (enExample) 1971-07-02
CA935928A (en) 1973-10-23
DE2063199A1 (de) 1971-07-08
JPS5040903B1 (enExample) 1975-12-27

Similar Documents

Publication Publication Date Title
CH533447A (de) Vorrichtung zum Verbinden von Knochenteilen
AT303423B (de) Einrichtung zum photometrischen Analysieren von Lösungen
BE745669A (fr) Pulserend verbrandingssysteem
BE744024A (fr) Manipulateur-synthetiseur
CH512110A (de) Einrichtung zur Ausführung von Verknüpfungsoperationen
BG17448A3 (bg) Хербицидни средства
CH521753A (de) Bandage
AT295202B (de) Einrichtung zur Identifikation von Gegenständen
CH506779A (de) Einrichtung zur Lagebestimmung von Werkstücken
AT295897B (de) Einrichtung zur Identifikation von Gegenständen
CH514118A (de) Kreiselgerät
DE2000288B2 (de) Vorrichtung zur foerderung von stueckgut
CH514048A (de) Bauelement
AT297063B (de) Düngemittel
FI53528C (fi) Kretsanordning foer televisionsmottagare
BE753562A (fr) Agents semi-mousse
BE747783R (fr) Elektrofotografisch
BE747903A (fr) Spectraal gesensibiliseerd lichtgevoelig materiaal
BE750756A (fr) Photocomposeuse
BE747731A (fr) Afhankelijk stroom-tijdrelais
CH521748A (de) Gerät zur Auswertung von Elektrokardiogrammen
CH509540A (de) Vorrichtung zum Zusammenbau von Rohrleitungen
AT295611B (de) Elektro-optische Vorrichtung
CH526933A (de) Verschluss für flächige Gebilde
RO59868A2 (ro) Masina de strins finul

Legal Events

Date Code Title Description
PL Patent ceased