CA992218A - Process for making monolithic devices with isolated transistors - Google Patents
Process for making monolithic devices with isolated transistorsInfo
- Publication number
- CA992218A CA992218A CA160,404A CA160404A CA992218A CA 992218 A CA992218 A CA 992218A CA 160404 A CA160404 A CA 160404A CA 992218 A CA992218 A CA 992218A
- Authority
- CA
- Canada
- Prior art keywords
- monolithic devices
- isolated transistors
- making monolithic
- making
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/137—Collector regions of BJTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH105572A CH536028A (de) | 1972-01-25 | 1972-01-25 | Verfahren zur Herstellung einer monolithischen Vorrichtung mit isolierten Transistoren |
Publications (1)
Publication Number | Publication Date |
---|---|
CA992218A true CA992218A (en) | 1976-06-29 |
Family
ID=4201392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA160,404A Expired CA992218A (en) | 1972-01-25 | 1973-01-02 | Process for making monolithic devices with isolated transistors |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPS4886490A (en, 2012) |
CA (1) | CA992218A (en, 2012) |
CH (1) | CH536028A (en, 2012) |
DE (1) | DE2300412A1 (en, 2012) |
FR (1) | FR2169069A1 (en, 2012) |
IT (1) | IT971839B (en, 2012) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2532694B2 (ja) * | 1989-11-22 | 1996-09-11 | 三菱電機株式会社 | 半導体装置の製造方法 |
US5049521A (en) * | 1989-11-30 | 1991-09-17 | Silicon General, Inc. | Method for forming dielectrically isolated semiconductor devices with contact to the wafer substrate |
-
1972
- 1972-01-25 CH CH105572A patent/CH536028A/de not_active IP Right Cessation
- 1972-12-14 IT IT32876/72A patent/IT971839B/it active
- 1972-12-22 JP JP47128274A patent/JPS4886490A/ja active Pending
-
1973
- 1973-01-02 CA CA160,404A patent/CA992218A/en not_active Expired
- 1973-01-05 DE DE2300412A patent/DE2300412A1/de active Pending
- 1973-01-09 FR FR7301492A patent/FR2169069A1/fr not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
CH536028A (de) | 1973-04-15 |
DE2300412A1 (de) | 1973-08-02 |
FR2169069A1 (en, 2012) | 1973-09-07 |
JPS4886490A (en, 2012) | 1973-11-15 |
IT971839B (it) | 1974-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA988905A (en) | Chuck | |
CA972071A (en) | Paired transistor arrangement | |
CA1016163A (en) | Cephalosporin c isolation process and intermediate compounds therefore | |
CA1004177A (en) | Process for isolating alkylvinylethers | |
CA894222A (en) | Integral hydrocracking-hydro-treating process | |
CA1004678A (en) | Process for the production of 2-mercaptobenzimidazole | |
CA992218A (en) | Process for making monolithic devices with isolated transistors | |
AU471940B2 (en) | Process | |
CA965787A (en) | Thiadiazole process | |
AU466195B2 (en) | Process | |
CA987826A (en) | Polyisocyanate-polyisocyanurate process | |
CA911068A (en) | Pnp-silicon transistors | |
CA897324A (en) | Transistors | |
CA989523A (en) | Process for the manufacture of semiconductor structural elements | |
AU5102373A (en) | PROCESS Specification | |
CA890096A (en) | Process for producing monolithic circuits | |
CA913805A (en) | Transistor | |
CA900978A (en) | Process for cyclizing formanilides | |
CA909250A (en) | Oxo process | |
CA965963A (en) | Process for de-copperizing lead | |
CA902117A (en) | Alkylation-transalkylation process | |
CA911356A (en) | Desulphiding process | |
CA911930A (en) | Electrotinning process | |
CA912437A (en) | Process | |
AU488332B1 (en) | Process |