CA2770955A1 - Dispositif pour l'amelioration de la tolerance aux fautes d'un processeur - Google Patents

Dispositif pour l'amelioration de la tolerance aux fautes d'un processeur Download PDF

Info

Publication number
CA2770955A1
CA2770955A1 CA2770955A CA2770955A CA2770955A1 CA 2770955 A1 CA2770955 A1 CA 2770955A1 CA 2770955 A CA2770955 A CA 2770955A CA 2770955 A CA2770955 A CA 2770955A CA 2770955 A1 CA2770955 A1 CA 2770955A1
Authority
CA
Canada
Prior art keywords
processor
hypervisor
fault tolerance
signal
context
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA2770955A
Other languages
English (en)
French (fr)
Inventor
Guy Estaves
Fabian Tourteau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thales SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thales SA filed Critical Thales SA
Publication of CA2770955A1 publication Critical patent/CA2770955A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0712—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a virtual computing platform, e.g. logically partitioned systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
    • G06F11/1438—Restarting or rejuvenating
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1479—Generic software techniques for error detection or fault masking
    • G06F11/1482—Generic software techniques for error detection or fault masking by means of middleware or OS functionality
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G06F9/5077—Logical partitioning of resources; Management or configuration of virtualized resources
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1479—Generic software techniques for error detection or fault masking
    • G06F11/1482—Generic software techniques for error detection or fault masking by means of middleware or OS functionality
    • G06F11/1484—Generic software techniques for error detection or fault masking by means of middleware or OS functionality involving virtual machines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/805—Real-time

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Hardware Redundancy (AREA)
  • Retry When Errors Occur (AREA)
  • Debugging And Monitoring (AREA)
CA2770955A 2011-03-08 2012-03-07 Dispositif pour l'amelioration de la tolerance aux fautes d'un processeur Abandoned CA2770955A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1100688A FR2972548B1 (fr) 2011-03-08 2011-03-08 Dispositif pour l'amelioration de la tolerance aux fautes d'un processeur
FR1100688 2011-03-08

Publications (1)

Publication Number Publication Date
CA2770955A1 true CA2770955A1 (fr) 2012-09-08

Family

ID=45757344

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2770955A Abandoned CA2770955A1 (fr) 2011-03-08 2012-03-07 Dispositif pour l'amelioration de la tolerance aux fautes d'un processeur

Country Status (6)

Country Link
US (1) US20120233499A1 (enExample)
EP (1) EP2498184A1 (enExample)
JP (1) JP2012190460A (enExample)
CA (1) CA2770955A1 (enExample)
FR (1) FR2972548B1 (enExample)
IN (1) IN2012DE00659A (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013214013A1 (de) * 2013-07-17 2015-01-22 Continental Teves Ag & Co. Ohg Verfahren zur Erhöhung der Verfügbarkeit eines Mikroprozessorsystems
US9727357B2 (en) * 2013-10-01 2017-08-08 International Business Machines Corporation Failover detection and treatment in checkpoint systems
EP2884392B1 (en) 2013-12-13 2018-08-15 Thales Triple software redundancy fault tolerant framework architecture
FR3021430B1 (fr) * 2014-05-20 2016-05-13 Bull Sas Procede d'obtention d'informations stockees dans des registres de module(s) de traitement d'un calculateur juste apres la survenue d'une erreur fatale
GB2531546B (en) 2014-10-21 2016-10-12 Ibm Collaborative maintenance of software programs
CN105045672B (zh) * 2015-07-24 2018-07-06 哈尔滨工业大学 一种基于sram fpga的多级容错加固卫星信息处理系统
KR102087286B1 (ko) 2018-06-28 2020-04-23 한국생산기술연구원 가상현실용 공압 햅틱 모듈 및 이를 구비한 시스템

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04148246A (ja) * 1990-10-08 1992-05-21 Nec Corp ウオツチドツグタイマ
JPH06230988A (ja) * 1993-02-04 1994-08-19 Mitsubishi Electric Corp 計算機
US6397242B1 (en) * 1998-05-15 2002-05-28 Vmware, Inc. Virtualization system including a virtual machine monitor for a computer with a segmented architecture
US6467007B1 (en) * 1999-05-19 2002-10-15 International Business Machines Corporation Processor reset generated via memory access interrupt
GB2353113B (en) * 1999-08-11 2001-10-10 Sun Microsystems Inc Software fault tolerant computer system
US6772259B2 (en) * 2001-09-12 2004-08-03 International Business Machines Corporation Interrupt handlers used in different modes of operations
US20050204186A1 (en) * 2004-03-09 2005-09-15 Rothman Michael A. System and method to implement a rollback mechanism for a data storage unit
US7467325B2 (en) * 2005-02-10 2008-12-16 International Business Machines Corporation Processor instruction retry recovery
DE102006050715A1 (de) * 2006-10-10 2008-04-17 Robert Bosch Gmbh Verfahren und System zum Erzeugen eines gültigen Signals
US8161478B2 (en) * 2007-05-10 2012-04-17 Embotics Corporation Management of computer systems by using a hierarchy of autonomic management elements
US7840839B2 (en) * 2007-11-06 2010-11-23 Vmware, Inc. Storage handling for fault tolerance in virtual machines
JP4783392B2 (ja) * 2008-03-31 2011-09-28 株式会社東芝 情報処理装置および障害回復方法
US8381032B2 (en) * 2008-08-06 2013-02-19 O'shantel Software L.L.C. System-directed checkpointing implementation using a hypervisor layer
US8856783B2 (en) * 2010-10-12 2014-10-07 Citrix Systems, Inc. Allocating virtual machines according to user-specific virtual machine metrics
US8887227B2 (en) * 2010-03-23 2014-11-11 Citrix Systems, Inc. Network policy implementation for a multi-virtual machine appliance within a virtualization environtment
US8468524B2 (en) * 2010-10-13 2013-06-18 Lsi Corporation Inter-virtual machine time profiling of I/O transactions
US8488446B1 (en) * 2010-10-27 2013-07-16 Amazon Technologies, Inc. Managing failure behavior for computing nodes of provided computer networks
CN103503424B (zh) * 2010-12-20 2016-08-10 思杰系统有限公司 用于实现多核系统中的连接镜像的系统和方法
US8726276B2 (en) * 2011-01-26 2014-05-13 International Business Machines Corporation Resetting a virtual function that is hosted by an input/output adapter
US9342432B2 (en) * 2011-04-04 2016-05-17 International Business Machines Corporation Hardware performance-monitoring facility usage after context swaps

Also Published As

Publication number Publication date
FR2972548B1 (fr) 2013-07-12
JP2012190460A (ja) 2012-10-04
EP2498184A1 (fr) 2012-09-12
US20120233499A1 (en) 2012-09-13
FR2972548A1 (fr) 2012-09-14
IN2012DE00659A (enExample) 2015-07-31

Similar Documents

Publication Publication Date Title
CA2770955A1 (fr) Dispositif pour l'amelioration de la tolerance aux fautes d'un processeur
EP2612244B1 (fr) Procede de test en ligne des etages de pipeline temporairement non utilises et son dispositif associe
FR2794876A1 (fr) Procede de reconfiguration d'un systeme de traitement de l'information sur detection de defaillance d'un composant
WO2000022529A1 (fr) Procede de traitement d'un systeme electronique soumis a des contraintes d'erreurs transitoires et dispositif de surveillance des acces memoire
WO2001046805A1 (fr) Systeme informatique tolerant aux erreurs transitoires et procede de gestion dans un tel systeme
EP3470986B1 (fr) Procédé et dispositif de surveillance d'une application logicielle avionique via sa durée d'exécution, programme d'ordinateur et système avionique associés
EP3392773B1 (fr) Circuit integre numerique protege contre les erreurs transitoires
EP2836913B1 (fr) Dispositif pour générer une signature à l'exécution d'une tâche de programme et méthode de comparaison de flots d'exécution
EP4312125A1 (fr) Prédiction d'une anomalie de ressource pour la programmation d'un point de sauvegarde
EP1417582A2 (fr) Ensemble de circuits electroniques comportant des moyens de decontamination de parties contaminees par des erreurs
WO2012080139A1 (fr) Procede dynamique de controle de l'integrite de l'execution d'un code executable
EP4137945A1 (fr) Méthode de protection d'un circuit intégré numérique reconfigurable contre les erreurs réversibles
EP3035135B1 (fr) Procédé d'arrêt d'urgence et système sécuritaire associé
FR3148105A1 (fr) Plateforme informatique avec fichier de configuration additionnel, système électronique avionique associé
EP2646916B1 (fr) Procédé et dispositif de fiabilisation d'un système multi-processeur par pointage hybride
FR2490366A1 (fr) Circuit apte a relever la presence de mauvais fonctionnements dans un systeme d'elaboration de donnees gouverne par un microprocesseur de type commercial applique dans des systemes telephoniques
EP3131005B1 (fr) Equipement électronique ferroviaire comprenant un programme de démarrage comportant une ou plusieurs partitions de démarrage, véhicule ferroviaire et système ferroviaire associés
EP0020931B1 (fr) Dispositif exécutant des opérations d'interruption de programme pour processeur du type à appel anticipé des instructions
FR2881309A1 (fr) Procede d'optimisation de la transmission de donnees de journalisation en environnement multi-ordinateurs et systeme mettant en oeuvre ce procede
FR2503900A1 (fr) Dispositif de reprise pour installation de traitement de donnees
FR2748136A1 (fr) Module electronique avec architecture redondante pour controle d'integrite du fonctionnement
FR2656127A1 (fr) Circuit de protection contre une operation d'ecriture incorrecte pour un dispositif de memoire.
US11354208B2 (en) Adjustment of safe data commit scan based on operational verification of non-volatile memory
EP1340148B1 (fr) Dispositif et procede de detection et correction d'erreurs memoire dans un systeme electronique
WO2016071329A1 (fr) Procede et dispositif de tolerance aux fautes sur des composants electroniques

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20170124

FZDE Discontinued

Effective date: 20191217