CA2264764A1 - Dynamically upgradeable disk array system and method - Google Patents
Dynamically upgradeable disk array system and method Download PDFInfo
- Publication number
- CA2264764A1 CA2264764A1 CA002264764A CA2264764A CA2264764A1 CA 2264764 A1 CA2264764 A1 CA 2264764A1 CA 002264764 A CA002264764 A CA 002264764A CA 2264764 A CA2264764 A CA 2264764A CA 2264764 A1 CA2264764 A1 CA 2264764A1
- Authority
- CA
- Canada
- Prior art keywords
- disk array
- chassis
- frequency data
- shunt
- low frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3055—Monitoring arrangements for monitoring the status of the computing system or of the computing system component, e.g. monitoring if the computing system is on, off, available, not available
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3034—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a storage system, e.g. DASD based or network based
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3051—Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/409—Mechanical coupling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/20—Arrangements affording multiple use of the transmission path using different combinations of lines, e.g. phantom working
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Computer Networks & Wireless Communication (AREA)
- Mathematical Physics (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Details Of Connecting Devices For Male And Female Coupling (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/748,884 US5890214A (en) | 1996-02-27 | 1996-11-14 | Dynamically upgradeable disk array chassis and method for dynamically upgrading a data storage system utilizing a selectively switchable shunt |
US748,884 | 1996-11-14 | ||
US801,603 | 1997-02-13 | ||
US08/801,603 US5901151A (en) | 1996-02-27 | 1997-02-13 | System for orthogonal signal multiplexing |
PCT/US1997/017432 WO1998021660A1 (en) | 1996-11-14 | 1997-09-29 | Dynamically upgradeable disk array system and method |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2264764A1 true CA2264764A1 (en) | 1998-05-22 |
Family
ID=27115011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002264764A Abandoned CA2264764A1 (en) | 1996-11-14 | 1997-09-29 | Dynamically upgradeable disk array system and method |
Country Status (6)
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6356984B1 (en) * | 1998-06-30 | 2002-03-12 | Sun Microsystems, Inc. | Digital data processing system having a data bus and a control bus |
US6477139B1 (en) * | 1998-11-15 | 2002-11-05 | Hewlett-Packard Company | Peer controller management in a dual controller fibre channel storage enclosure |
US6260079B1 (en) | 1998-11-15 | 2001-07-10 | Hewlett-Packard Company | Method and system for enhancing fibre channel loop resiliency for a mass storage enclosure by increasing component redundancy and using shunt elements and intelligent bypass management |
AU2001251536A1 (en) * | 2000-04-13 | 2001-10-30 | Stratus Technologies International, S.A.R.L. | Fault-tolerant maintenance bus, protocol, and method for using the same |
US7263476B1 (en) * | 2000-06-12 | 2007-08-28 | Quad Research | High speed information processing and mass storage system and method, particularly for information and application servers |
JP4542762B2 (ja) * | 2003-10-17 | 2010-09-15 | 株式会社東芝 | 放射線ct装置 |
US8385061B2 (en) * | 2006-10-24 | 2013-02-26 | Lsi Corporation | System and method for implementing a meta-disk aggregation model for storage controllers |
JP4500346B2 (ja) | 2007-11-21 | 2010-07-14 | 富士通株式会社 | ストレージシステム |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5208813A (en) * | 1990-10-23 | 1993-05-04 | Array Technology Corporation | On-line reconstruction of a failed redundant array system |
US5586250A (en) * | 1993-11-12 | 1996-12-17 | Conner Peripherals, Inc. | SCSI-coupled module for monitoring and controlling SCSI-coupled raid bank and bank environment |
JP3249868B2 (ja) * | 1993-11-19 | 2002-01-21 | 株式会社日立製作所 | アレイ形式の記憶装置システム |
-
1997
- 1997-09-29 DE DE69724649T patent/DE69724649T2/de not_active Expired - Lifetime
- 1997-09-29 EP EP97944532A patent/EP0950220B1/en not_active Expired - Lifetime
- 1997-09-29 CA CA002264764A patent/CA2264764A1/en not_active Abandoned
- 1997-09-29 AU AU46004/97A patent/AU4600497A/en not_active Abandoned
- 1997-09-29 WO PCT/US1997/017432 patent/WO1998021660A1/en active IP Right Grant
- 1997-09-29 JP JP52254898A patent/JP3516689B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69724649T2 (de) | 2004-07-01 |
DE69724649D1 (de) | 2003-10-09 |
EP0950220A4 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1999-10-20 |
EP0950220A1 (en) | 1999-10-20 |
JP2000508458A (ja) | 2000-07-04 |
WO1998021660A1 (en) | 1998-05-22 |
EP0950220B1 (en) | 2003-09-03 |
AU4600497A (en) | 1998-06-03 |
JP3516689B2 (ja) | 2004-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5890214A (en) | Dynamically upgradeable disk array chassis and method for dynamically upgrading a data storage system utilizing a selectively switchable shunt | |
US5901151A (en) | System for orthogonal signal multiplexing | |
US6038618A (en) | Bypass circuit for bypassing host computer which are connected to plurality of devices via two individual ports upon detecting lack of communication at both ports | |
CA1213942A (en) | Digital signal transmission system | |
US6191663B1 (en) | Echo reduction on bit-serial, multi-drop bus | |
US3832489A (en) | Bidirectional bus repeater | |
JPH02202247A (ja) | ローカルエリアネットワークステーション内でデータ経路を構成するための装置およびモジュラシステム | |
US8004997B2 (en) | Data path differentiator for pre-emphasis requirement determination or slot identification | |
US5819104A (en) | Disk array memory system having bus repeater at disk backplane | |
US5493650A (en) | Apparatus and method for monitoring the presence of cables connected to ports of a computer network controller and automatically reconfiguring the network when cables are connected to or removed from the controller | |
US5790518A (en) | 1-for-N redundancy implementation on midplane | |
CA2264764A1 (en) | Dynamically upgradeable disk array system and method | |
US5436624A (en) | Communication system with monitoring means connected in parallel to signal carrying medium | |
US7986884B2 (en) | Optical network test access point device | |
US12001372B2 (en) | Autonomous entry and exit of low latency datapath in PCIe applications | |
US4903015A (en) | Communication device and star circuit for use in such a communication device, and device comprising such a star circuit | |
EP0532717A1 (en) | Multimedia high speed network | |
US7443788B2 (en) | Method and apparatus for improving performance of a loop network | |
US20040066095A1 (en) | Apparatus for controlling transmissions to reduce electromagnetic interference in an electronic system | |
US5933259A (en) | Remotely disposed high speed switches for high speed connection between computers and peripheral devices | |
FR2862399A1 (fr) | Dispositif de liaison unidirectionnelle dans un reseau ethernet | |
JPS58108856A (ja) | 端末制御装置の信号分離制御方式 | |
JPS6347022B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
WO2007143621A2 (en) | Optical network test access point device | |
JPH0310432A (ja) | 伝送システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
FZDE | Discontinued |