JP3516689B2 - 動的更新可能ディスク・アレイ・システムおよび方法 - Google Patents

動的更新可能ディスク・アレイ・システムおよび方法

Info

Publication number
JP3516689B2
JP3516689B2 JP52254898A JP52254898A JP3516689B2 JP 3516689 B2 JP3516689 B2 JP 3516689B2 JP 52254898 A JP52254898 A JP 52254898A JP 52254898 A JP52254898 A JP 52254898A JP 3516689 B2 JP3516689 B2 JP 3516689B2
Authority
JP
Japan
Prior art keywords
disk array
chassis
array chassis
signal
high frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP52254898A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000508458A (ja
Inventor
エスピー，ジェイムズ・ダブリュー
ブレイウェイス，スコット・ジェイ
ホーキンズ，トーマス・ビー
ブラウン，ジェフリー・エイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
EMC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/748,884 external-priority patent/US5890214A/en
Priority claimed from US08/801,603 external-priority patent/US5901151A/en
Application filed by EMC Corp filed Critical EMC Corp
Publication of JP2000508458A publication Critical patent/JP2000508458A/ja
Application granted granted Critical
Publication of JP3516689B2 publication Critical patent/JP3516689B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3055—Monitoring arrangements for monitoring the status of the computing system or of the computing system component, e.g. monitoring if the computing system is on, off, available, not available
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
    • G06F11/3034—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a storage system, e.g. DASD based or network based
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3051—Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/409—Mechanical coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/20—Arrangements affording multiple use of the transmission path using different combinations of lines, e.g. phantom working

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Quality & Reliability (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Mathematical Physics (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP52254898A 1996-11-14 1997-09-29 動的更新可能ディスク・アレイ・システムおよび方法 Expired - Fee Related JP3516689B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US08/748,884 US5890214A (en) 1996-02-27 1996-11-14 Dynamically upgradeable disk array chassis and method for dynamically upgrading a data storage system utilizing a selectively switchable shunt
US08/748,884 1996-11-14
US08/801,603 US5901151A (en) 1996-02-27 1997-02-13 System for orthogonal signal multiplexing
US08/801,603 1997-02-13
PCT/US1997/017432 WO1998021660A1 (en) 1996-11-14 1997-09-29 Dynamically upgradeable disk array system and method

Publications (2)

Publication Number Publication Date
JP2000508458A JP2000508458A (ja) 2000-07-04
JP3516689B2 true JP3516689B2 (ja) 2004-04-05

Family

ID=27115011

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52254898A Expired - Fee Related JP3516689B2 (ja) 1996-11-14 1997-09-29 動的更新可能ディスク・アレイ・システムおよび方法

Country Status (6)

Country Link
EP (1) EP0950220B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JP3516689B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU4600497A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA2264764A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE69724649T2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
WO (1) WO1998021660A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8522075B2 (en) 2007-11-21 2013-08-27 Fujitsu Limited Storage system having storage devices for storing data and control devices for controlling the storage devices

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6356984B1 (en) * 1998-06-30 2002-03-12 Sun Microsystems, Inc. Digital data processing system having a data bus and a control bus
US6477139B1 (en) * 1998-11-15 2002-11-05 Hewlett-Packard Company Peer controller management in a dual controller fibre channel storage enclosure
US6260079B1 (en) 1998-11-15 2001-07-10 Hewlett-Packard Company Method and system for enhancing fibre channel loop resiliency for a mass storage enclosure by increasing component redundancy and using shunt elements and intelligent bypass management
AU2001251536A1 (en) * 2000-04-13 2001-10-30 Stratus Technologies International, S.A.R.L. Fault-tolerant maintenance bus, protocol, and method for using the same
US7263476B1 (en) * 2000-06-12 2007-08-28 Quad Research High speed information processing and mass storage system and method, particularly for information and application servers
JP4542762B2 (ja) * 2003-10-17 2010-09-15 株式会社東芝 放射線ｃｔ装置
US8385061B2 (en) * 2006-10-24 2013-02-26 Lsi Corporation System and method for implementing a meta-disk aggregation model for storage controllers

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5208813A (en) * 1990-10-23 1993-05-04 Array Technology Corporation On-line reconstruction of a failed redundant array system
US5586250A (en) * 1993-11-12 1996-12-17 Conner Peripherals, Inc. SCSI-coupled module for monitoring and controlling SCSI-coupled raid bank and bank environment
JP3249868B2 (ja) * 1993-11-19 2002-01-21 株式会社日立製作所 アレイ形式の記憶装置システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8522075B2 (en) 2007-11-21 2013-08-27 Fujitsu Limited Storage system having storage devices for storing data and control devices for controlling the storage devices

Also Published As

Publication number Publication date
DE69724649T2 (de) 2004-07-01
DE69724649D1 (de) 2003-10-09
EP0950220A4 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1999-10-20
EP0950220A1 (en) 1999-10-20
JP2000508458A (ja) 2000-07-04
WO1998021660A1 (en) 1998-05-22
CA2264764A1 (en) 1998-05-22
EP0950220B1 (en) 2003-09-03
AU4600497A (en) 1998-06-03

Similar Documents

Publication Publication Date Title
JP3204985B2 (ja) 直交信号多重化システム
US5890214A (en) Dynamically upgradeable disk array chassis and method for dynamically upgrading a data storage system utilizing a selectively switchable shunt
CA2482208C (en) Distance extender and method making use of same
US6975590B2 (en) Fiber-channel arbitrated-loop split loop operation
US5099137A (en) Loopback termination in a SCSI bus
US6088754A (en) Generic serial interface with automatic reconfigurability
US20050223146A1 (en) High speed information processing and mass storage system and method, particularly for information and application servers
JP3516689B2 (ja) 動的更新可能ディスク・アレイ・システムおよび方法
WO2002013458A2 (en) Fibre channel switch
CN1339214A (zh) 支持更高速率的usb收发机
US6751699B1 (en) Fibre channel mini-hub powered by and supported within a host computer and directly controlled over a bus of the host computer
US5819104A (en) Disk array memory system having bus repeater at disk backplane
US7986884B2 (en) Optical network test access point device
US20070237158A1 (en) Method and apparatus for providing a logical separation of a customer device and a service device connected to a data storage system
US7216150B2 (en) Apparatuses and methods of physically restricting access to a connecting device for use with a data processing system
US8031722B1 (en) Techniques for controlling a network switch of a data storage system
US7797567B2 (en) Storage apparatus, and method for performing fault recovery of storage apparatus
US7535832B2 (en) Apparatus and method to set the signaling rate of a switch domain disposed within an information storage and retrieval system
JP2002507019A (ja) 高速欠陥許容大量記憶ネットワーク情報サーバ
US20040066095A1 (en) Apparatus for controlling transmissions to reduce electromagnetic interference in an electronic system
US7876703B2 (en) System and method for enabling connection among devices in a network
GB2378621A (en) Method and apparatus for improving performance of a loop network by selectively bypassing redundant ports and also bypassing faulty ports
US7486083B2 (en) Managing system stability
US7096286B2 (en) Disk array device and method of changing the configuration of the disk array device
US7120721B1 (en) Fibre channel architecture port having optical and copper connectors

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20031224

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040121

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090130

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090130

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100130

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees