CA2256222C - Content addressable memory fifo with and without purging - Google Patents

Content addressable memory fifo with and without purging Download PDF

Info

Publication number
CA2256222C
CA2256222C CA002256222A CA2256222A CA2256222C CA 2256222 C CA2256222 C CA 2256222C CA 002256222 A CA002256222 A CA 002256222A CA 2256222 A CA2256222 A CA 2256222A CA 2256222 C CA2256222 C CA 2256222C
Authority
CA
Canada
Prior art keywords
data
memory
input
dataword
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002256222A
Other languages
English (en)
French (fr)
Other versions
CA2256222A1 (en
Inventor
John T. Pedicone
Thomas A. Chiacchira
Andres Alvarez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CA2256222A1 publication Critical patent/CA2256222A1/en
Application granted granted Critical
Publication of CA2256222C publication Critical patent/CA2256222C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • G06F7/785—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using a RAM

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Shift Register Type Memory (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CA002256222A 1997-12-18 1998-12-16 Content addressable memory fifo with and without purging Expired - Fee Related CA2256222C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/993,513 US6052757A (en) 1997-12-18 1997-12-18 Content addressable memory FIFO with and without purging
US08/993,513 1997-12-18

Publications (2)

Publication Number Publication Date
CA2256222A1 CA2256222A1 (en) 1999-06-18
CA2256222C true CA2256222C (en) 2007-06-26

Family

ID=25539625

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002256222A Expired - Fee Related CA2256222C (en) 1997-12-18 1998-12-16 Content addressable memory fifo with and without purging

Country Status (9)

Country Link
US (1) US6052757A (OSRAM)
EP (1) EP0924598B1 (OSRAM)
JP (1) JP4519213B2 (OSRAM)
CA (1) CA2256222C (OSRAM)
DE (1) DE69817990T2 (OSRAM)
IL (1) IL127590A (OSRAM)
MY (1) MY116310A (OSRAM)
SG (1) SG81948A1 (OSRAM)
TW (1) TW426823B (OSRAM)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6591332B1 (en) * 2000-04-28 2003-07-08 Hewlett-Packard Development Company, L.P. Apparatus and method for tracking flushes of cache entries in a data processing system
JP3542943B2 (ja) * 2000-04-28 2004-07-14 松下電器産業株式会社 データ転送装置、およびデータ転送方法
US6784892B1 (en) * 2000-10-05 2004-08-31 Micron Technology, Inc. Fully associative texture cache having content addressable memory and method for use thereof
JP3862669B2 (ja) 2003-04-16 2006-12-27 Ｔｈｋ株式会社 球面軸受の製造方法
TWI325532B (en) * 2006-09-14 2010-06-01 Novatek Microelectronics Corp Controlling circuit and method for power saving
US7594047B2 (en) * 2007-07-09 2009-09-22 Hewlett-Packard Development Company, L.P. Buffer circuit
US9189199B2 (en) 2012-12-06 2015-11-17 Nvidia Corporation Folded FIFO memory generator
US11036427B2 (en) 2019-04-04 2021-06-15 International Business Machines Corporation Using content addressable memory to perform read-modify-write operations in non-volatile random access memory (NVRAM)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3601809A (en) * 1968-11-04 1971-08-24 Univ Pennsylvania Addressable list memory systems
US4873665A (en) * 1988-06-07 1989-10-10 Dallas Semiconductor Corporation Dual storage cell memory including data transfer circuits
US5224214A (en) * 1990-04-12 1993-06-29 Digital Equipment Corp. BuIffet for gathering write requests and resolving read conflicts by matching read and write requests
US5088061A (en) * 1990-07-24 1992-02-11 Vlsi Technology, Inc. Routing independent circuit components
US5301141A (en) * 1992-05-01 1994-04-05 Intel Corporation Data flow computer with an articulated first-in-first-out content addressable memory
US5513376A (en) * 1993-11-02 1996-04-30 National Semiconductor Corporation Method of operating an extension FIFO in another device when it is full by periodically re-initiating a write operation until data can be transferred
US5438535A (en) * 1994-03-29 1995-08-01 Panasonic Technologies, Inc. Content addressable memory system
US5696930A (en) * 1996-02-09 1997-12-09 Advanced Micro Devices, Inc. CAM accelerated buffer management

Also Published As

Publication number Publication date
EP0924598B1 (en) 2003-09-10
US6052757A (en) 2000-04-18
EP0924598A3 (en) 2000-05-24
IL127590A (en) 2004-05-12
EP0924598A2 (en) 1999-06-23
IL127590A0 (en) 1999-10-28
MY116310A (en) 2003-12-31
HK1019101A1 (en) 2000-01-21
SG81948A1 (en) 2001-07-24
TW426823B (en) 2001-03-21
DE69817990T2 (de) 2004-07-22
DE69817990D1 (de) 2003-10-16
JP4519213B2 (ja) 2010-08-04
CA2256222A1 (en) 1999-06-18
JPH11317070A (ja) 1999-11-16

Similar Documents

Publication Publication Date Title
CA1191277A (en) First-in, first-out (fifo) memory configuration for queue storage
US4748588A (en) Fast data synchronizer
US4320455A (en) Queue structure for a data processing system
US5587953A (en) First-in-first-out buffer memory
EP0623880A2 (en) Crossbar switch for multiprocessor system
CA2256222C (en) Content addressable memory fifo with and without purging
US5825770A (en) Multiple algorithm processing on a plurality of digital signal streams via context switching
AU642547B2 (en) First-in first-out buffer
US6118835A (en) Apparatus and method of synchronizing two logic blocks operating at different rates
US20060031839A1 (en) Data processing apparatus and method of synchronizing at least two processing means in a data processing apparatus
JPH04301290A (ja) 先入れ先出しメモリ回路
JPH11317070A5 (OSRAM)
HK1019101B (en) Content addressable memory fifo with and without purging
JPH11219344A (ja) プロセッサ間ネットワークのフロー制御方法および装置
JPS6324325A (ja) デ−タ項目を分類する方法および分類装置
US5732011A (en) Digital system having high speed buffering
US5937430A (en) Buffer circuit with control device to directly output input data or to output input data written in storage device
SU1472909A1 (ru) Запоминающее устройство с динамической адресацией
EP0382699A2 (en) Interprocessor data transfer system and method
JP3082384B2 (ja) 先入れ先出し記憶装置
JP2579696B2 (ja) バッファ制御装置
RU1797126C (ru) Процессор параллельной обработки
JPH03239037A (ja) Ａｔｍ交換方式におけるセル分離装置
JPH0277936A (ja) Ｆｉｆｏバッファメモリの制御方式
KR0179903B1 (ko) 선입선출 메모리

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed
MKLA Lapsed

Effective date: 20111216