CA2116228A1 - Multiport multidrop digital system - Google Patents

Multiport multidrop digital system

Info

Publication number
CA2116228A1
CA2116228A1 CA002116228A CA2116228A CA2116228A1 CA 2116228 A1 CA2116228 A1 CA 2116228A1 CA 002116228 A CA002116228 A CA 002116228A CA 2116228 A CA2116228 A CA 2116228A CA 2116228 A1 CA2116228 A1 CA 2116228A1
Authority
CA
Canada
Prior art keywords
data
remote terminals
frame
remote
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002116228A
Other languages
English (en)
French (fr)
Inventor
Robert J. Duggan
Tat N. Ho
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Datacomm Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2116228A1 publication Critical patent/CA2116228A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/14—Monitoring arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/12—Arrangements providing for calling or supervisory signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
CA002116228A 1991-08-26 1992-08-21 Multiport multidrop digital system Abandoned CA2116228A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US74989791A 1991-08-26 1991-08-26
US749,897 1991-08-26

Publications (1)

Publication Number Publication Date
CA2116228A1 true CA2116228A1 (en) 1993-03-04

Family

ID=25015672

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002116228A Abandoned CA2116228A1 (en) 1991-08-26 1992-08-21 Multiport multidrop digital system

Country Status (4)

Country Link
EP (1) EP0601013A1 (enrdf_load_stackoverflow)
AU (1) AU661864B2 (enrdf_load_stackoverflow)
CA (1) CA2116228A1 (enrdf_load_stackoverflow)
WO (1) WO1993004541A1 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9806268D0 (en) * 1998-03-25 1998-05-20 Gec Alsthom Ltd Method for determining propagation delays and method for detecting processor-clock drift in a communications system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5698955A (en) * 1980-01-11 1981-08-08 Mitsubishi Electric Corp Constituting method of meeting line for multi-direction multiplex communication
JPS60199247A (ja) * 1984-03-23 1985-10-08 Nitsuko Ltd フレ−ムの同期方式
JPS6124338A (ja) * 1984-07-12 1986-02-03 Nec Corp 多方向多重通信方式
US4726017A (en) * 1985-05-21 1988-02-16 Fla. Multidrop data concentrator communication network
US4858230A (en) * 1987-05-18 1989-08-15 Duggan Robert J Multiport/multidrop computer communications
US5043982A (en) * 1989-05-24 1991-08-27 At&T Bell Laboratories Multichannel multipoint network using time-division multiplexing incorporating a time offset for propagation delay

Also Published As

Publication number Publication date
WO1993004541A1 (en) 1993-03-04
AU2490792A (en) 1993-03-16
AU661864B2 (en) 1995-08-10
EP0601013A4 (enrdf_load_stackoverflow) 1994-08-03
EP0601013A1 (en) 1994-06-15

Similar Documents

Publication Publication Date Title
US5251210A (en) Method and apparatus for transforming low bandwidth telecommunications channels into a high bandwidth telecommunication channel
EP1525693B1 (en) Clock synchronizing method over fault-tolerant etherent
US4694472A (en) Clock adjustment method and apparatus for synchronous data communications
US4893305A (en) Inband dynamic port allocation
US20030091059A1 (en) Master-slave communications system and method for a network element
EP0974212B1 (en) Closed-loop synchronisation arrangement for data transmission system
WO2003100991A2 (en) Phase and frequency drift and jitter compensation in a distributed telecommunications switch
US5305320A (en) Peripheral communications network
RU99125661A (ru) Схемная эмуляция коротких пакетов
CA1218773A (en) Apparatus and method for providing a transparent interface across a satellite communications link
US20030058847A1 (en) Multi-subshelf control system and method for a network element
US5524107A (en) Multiport multidrop digital system
CA1040761A (en) Data transmission network with independent frame phase
CA2245184A1 (en) Virtual time loop
CA2116228A1 (en) Multiport multidrop digital system
CN100393014C (zh) 密集波分复用系统光监控通道实现装置和方法
CA2243888C (en) Ds-o synchronization over a wireless atm link
CA2249078C (en) Apparatus and method for communicating both delay-sensitive data sporadic data
US7408959B2 (en) Method and apparatus for ensuring cell ordering in large capacity switching systems and for synchronizing the arrival time of cells to a switch fabric
JP3246423B2 (ja) 網同期装置
JP2669844B2 (ja) 多重アクセス制御方式
JP3009901B2 (ja) Ｉｓｄｎインターフェース方式
EP1298867A1 (en) Master-slave communication system and method for a network element
KR100225615B1 (ko) 백플레인을 이용한 망동기 장치
JPH03165643A (ja) ディジタルデータ伝送方式

Legal Events

Date Code Title Description
EEER Examination request
FZDE Discontinued