CA2016407A1 - Logic tracking interface circuit - Google Patents

Logic tracking interface circuit

Info

Publication number
CA2016407A1
CA2016407A1 CA 2016407 CA2016407A CA2016407A1 CA 2016407 A1 CA2016407 A1 CA 2016407A1 CA 2016407 CA2016407 CA 2016407 CA 2016407 A CA2016407 A CA 2016407A CA 2016407 A1 CA2016407 A1 CA 2016407A1
Authority
CA
Canada
Prior art keywords
interface circuit
comparator
tracking interface
logic
logic tracking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2016407
Other languages
French (fr)
Other versions
CA2016407C (en
Inventor
John Anthony Wolczanski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA 2016407 priority Critical patent/CA2016407C/en
Publication of CA2016407A1 publication Critical patent/CA2016407A1/en
Application granted granted Critical
Publication of CA2016407C publication Critical patent/CA2016407C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018535—Interface arrangements of Schottky barrier type [MESFET]
    • H03K19/018542—Interface arrangements of Schottky barrier type [MESFET] with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Logic Circuits (AREA)

Abstract

A logic tracking interface circuit includes a signal comparator, a feedback comparator and a logic gate of the type to be driven by the interface circuit. The mean of the inverting and noninverting outputs of the signal comparator is applied as an input to the feedback comparator, the other input being provided by the logic gate. The inverted output of the feedback comparator is used to control the common mode of the signal comparator.
CA 2016407 1990-05-09 1990-05-09 Logic tracking interface circuit Expired - Fee Related CA2016407C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2016407 CA2016407C (en) 1990-05-09 1990-05-09 Logic tracking interface circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 2016407 CA2016407C (en) 1990-05-09 1990-05-09 Logic tracking interface circuit

Publications (2)

Publication Number Publication Date
CA2016407A1 true CA2016407A1 (en) 1991-11-09
CA2016407C CA2016407C (en) 1996-08-06

Family

ID=4144950

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2016407 Expired - Fee Related CA2016407C (en) 1990-05-09 1990-05-09 Logic tracking interface circuit

Country Status (1)

Country Link
CA (1) CA2016407C (en)

Also Published As

Publication number Publication date
CA2016407C (en) 1996-08-06

Similar Documents

Publication Publication Date Title
GB8629871D0 (en) Optical switch
CA2153054A1 (en) Parameterized neurocontrollers
JPS6418312A (en) Four-state input/output control circuit
CA2033020A1 (en) C-mos differential sense amplifier
EP0352768A3 (en) Semiconductor memory
CA2054820A1 (en) Analog-to-digital converter circuit with offset correction
DE68924322D1 (en) Circuit for electromagnetic rotation sensor.
EP0342130A3 (en) Servo amplifier circuit
EP0270300A3 (en) Static pla or rom circuit with self-generated precharge
CA2012809A1 (en) Digital signal clamp circuitry
JPS6418315A (en) Phase comparator
CA2016407A1 (en) Logic tracking interface circuit
JPS5425710A (en) Sub-chassis locating mechanism of tape recorder or the like
EG17907A (en) A digital difference frequency mixer
EP0160506A3 (en) Sensor circuit
ES2114787A1 (en) Corner cupboard
EP0347048A3 (en) A cmos differential driver
EP0386575A3 (en) High speed sense amplifier
SU1277099A1 (en) Unit-counting exponential generator
JPS57119523A (en) Programmable logic array
WO1996036106A3 (en) Feedback amplifier with improved speed and accuracy
JPS57208873A (en) Output inverter with controlling clock
JPS56153838A (en) Method for converting sequential circuit into combinatorial circuit
EP0272011A3 (en) Emitter function logic with concurrent, complementary outputs
JPS6477308A (en) High frequency power control system

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed