CA2016407A1 - Circuit logique d'interface de poursuite - Google Patents

Circuit logique d'interface de poursuite

Info

Publication number
CA2016407A1
CA2016407A1 CA 2016407 CA2016407A CA2016407A1 CA 2016407 A1 CA2016407 A1 CA 2016407A1 CA 2016407 CA2016407 CA 2016407 CA 2016407 A CA2016407 A CA 2016407A CA 2016407 A1 CA2016407 A1 CA 2016407A1
Authority
CA
Canada
Prior art keywords
interface circuit
comparator
tracking interface
logic
logic tracking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2016407
Other languages
English (en)
Other versions
CA2016407C (fr
Inventor
John Anthony Wolczanski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA 2016407 priority Critical patent/CA2016407C/fr
Publication of CA2016407A1 publication Critical patent/CA2016407A1/fr
Application granted granted Critical
Publication of CA2016407C publication Critical patent/CA2016407C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018535—Interface arrangements of Schottky barrier type [MESFET]
    • H03K19/018542—Interface arrangements of Schottky barrier type [MESFET] with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Logic Circuits (AREA)
CA 2016407 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite Expired - Fee Related CA2016407C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2016407 CA2016407C (fr) 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 2016407 CA2016407C (fr) 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite

Publications (2)

Publication Number Publication Date
CA2016407A1 true CA2016407A1 (fr) 1991-11-09
CA2016407C CA2016407C (fr) 1996-08-06

Family

ID=4144950

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2016407 Expired - Fee Related CA2016407C (fr) 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite

Country Status (1)

Country Link
CA (1) CA2016407C (fr)

Also Published As

Publication number Publication date
CA2016407C (fr) 1996-08-06

Similar Documents

Publication Publication Date Title
GB8629871D0 (en) Optical switch
CA2153054A1 (fr) Systeme de neurocontrole a l'aide de parametres
JPS6418312A (en) Four-state input/output control circuit
CA2033020A1 (fr) Amplificateur de detection differentiel c-mos
EP0352768A3 (fr) Mémoire à semi-conducteurs
CA2054820A1 (fr) Circuit convertisseur analogique-numerique avec correction d'erreur
ATE128244T1 (de) Schaltung für elektromagnetischen rotationssensor.
EP0342130A3 (fr) Circuit amplificateur pour asservissement
EP0270300A3 (fr) Circuit statique PLA ou ROM à précharge auto-engendrée
JPS6418315A (en) Phase comparator
CA2089429A1 (fr) Tampon d'entree ttl-cmos eliminateur de bruit a faible consommation d'energie
CA2016407A1 (fr) Circuit logique d'interface de poursuite
JPS5425710A (en) Sub-chassis locating mechanism of tape recorder or the like
EG17907A (en) A digital difference frequency mixer
EP0160506A3 (fr) Circuit de détection
JPS53139456A (en) Clock driver circuit
ES2120357A1 (es) Mejoras en la patente no. 9500082 relativa a un mueble de rinconera.
EP0347048A3 (fr) Circuit d'attaque différentiel CMOS
EP0386575A3 (fr) Amplificateur de lecture à haute vitesse
JPS5620802A (en) Transducer of air pulse signal into air pressure signal
SU1277099A1 (ru) Число-импульсный экспоненциальный преобразователь
WO1996036106A3 (fr) Amplficateur a reaction plus rapide et plus precis
JPS5754431A (en) Test system
JPS56153838A (en) Method for converting sequential circuit into combinatorial circuit
EP0272011A3 (fr) Logique à fonction d'émetteur à sorties complémentaires commutant simultanément

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed