CA2016407C - Circuit logique d'interface de poursuite - Google Patents

Circuit logique d'interface de poursuite

Info

Publication number
CA2016407C
CA2016407C CA 2016407 CA2016407A CA2016407C CA 2016407 C CA2016407 C CA 2016407C CA 2016407 CA2016407 CA 2016407 CA 2016407 A CA2016407 A CA 2016407A CA 2016407 C CA2016407 C CA 2016407C
Authority
CA
Canada
Prior art keywords
circuit
comparator means
input
feedback
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2016407
Other languages
English (en)
Other versions
CA2016407A1 (fr
Inventor
John Anthony Wolczanski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA 2016407 priority Critical patent/CA2016407C/fr
Publication of CA2016407A1 publication Critical patent/CA2016407A1/fr
Application granted granted Critical
Publication of CA2016407C publication Critical patent/CA2016407C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018535—Interface arrangements of Schottky barrier type [MESFET]
    • H03K19/018542—Interface arrangements of Schottky barrier type [MESFET] with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Logic Circuits (AREA)
CA 2016407 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite Expired - Fee Related CA2016407C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA 2016407 CA2016407C (fr) 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA 2016407 CA2016407C (fr) 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite

Publications (2)

Publication Number Publication Date
CA2016407A1 CA2016407A1 (fr) 1991-11-09
CA2016407C true CA2016407C (fr) 1996-08-06

Family

ID=4144950

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2016407 Expired - Fee Related CA2016407C (fr) 1990-05-09 1990-05-09 Circuit logique d'interface de poursuite

Country Status (1)

Country Link
CA (1) CA2016407C (fr)

Also Published As

Publication number Publication date
CA2016407A1 (fr) 1991-11-09

Similar Documents

Publication Publication Date Title
US5821809A (en) CMOS high-speed differential to single-ended converter circuit
US4380710A (en) TTL to CMOS Interface circuit
US5909127A (en) Circuits with dynamically biased active loads
US5212458A (en) Current mirror compensation circuit
US5323071A (en) Semiconductor integrated circuit device having logic level conversion circuit
US4393315A (en) High-gain stabilized converter
CA1047602A (fr) Circuit de conversion de niveau de tension
KR900009192B1 (ko) 차동회로
US4369381A (en) CMOS Schmitt-trigger circuit
US6281731B1 (en) Control of hysteresis characteristic within a CMOS differential receiver
US6437628B1 (en) Differential level shifting buffer
US5309039A (en) Power supply dependent input buffer
US5604457A (en) Mixed mode output buffer circuit for CMOSIC
US6559687B1 (en) Rail-to-rail CMOS comparator
US5315179A (en) BICMOS level converter circuit
US5077496A (en) Logic tracking interface circuit
US5132560A (en) Voltage comparator with automatic output-level adjustment
US4446444A (en) CMOS Amplifier
US5051626A (en) Buffer circuit for logic level conversion
US4931669A (en) High speed logic circuit having output feedback
RU2071636C1 (ru) Устройство для управления интегральным модулем
CA2016407C (fr) Circuit logique d'interface de poursuite
US5434521A (en) Integrated comparator circuit
US5107144A (en) Integrated circuit having field effect transistors
US4958132A (en) Complementary metal-oxide-semiconductor translator

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed