CA1320589C - Twinax interface circuit - Google Patents
Twinax interface circuitInfo
- Publication number
- CA1320589C CA1320589C CA000579456A CA579456A CA1320589C CA 1320589 C CA1320589 C CA 1320589C CA 000579456 A CA000579456 A CA 000579456A CA 579456 A CA579456 A CA 579456A CA 1320589 C CA1320589 C CA 1320589C
- Authority
- CA
- Canada
- Prior art keywords
- peripheral
- data
- message
- address
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Communication Control (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10715987A | 1987-10-13 | 1987-10-13 | |
US107,159 | 1987-10-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1320589C true CA1320589C (en) | 1993-07-20 |
Family
ID=22315147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000579456A Expired - Fee Related CA1320589C (en) | 1987-10-13 | 1988-10-06 | Twinax interface circuit |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH01243743A (ja) |
CA (1) | CA1320589C (ja) |
GB (1) | GB2211006B (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2255477A (en) * | 1991-03-21 | 1992-11-04 | Grey Cell Systems Ltd | Apparatus for the connection of computers and associated peripherals |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3573741A (en) * | 1968-07-11 | 1971-04-06 | Ibm | Control unit for input/output devices |
US3833930A (en) * | 1973-01-12 | 1974-09-03 | Burroughs Corp | Input/output system for a microprogram digital computer |
US4183084A (en) * | 1977-06-06 | 1980-01-08 | Digital Equipment Corporation | Secondary storage facility with serial transfer of control messages |
DE3377170D1 (en) * | 1983-01-31 | 1988-07-28 | Unisys Corp | Peripheral controller for i/o subsystem using slow devices |
-
1988
- 1988-09-28 GB GB8822698A patent/GB2211006B/en not_active Expired - Lifetime
- 1988-10-06 CA CA000579456A patent/CA1320589C/en not_active Expired - Fee Related
- 1988-10-12 JP JP63256871A patent/JPH01243743A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH01243743A (ja) | 1989-09-28 |
GB2211006A (en) | 1989-06-21 |
GB2211006B (en) | 1992-06-03 |
GB8822698D0 (en) | 1988-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1287905C (en) | Method and apparatus for detecting a rate of data transmission | |
EP0021145B1 (en) | Message multiplexing arrangement in a digital data communication system | |
EP0035789B1 (en) | Method and arrangement for loop initialization in a peer-to-peer serial loop communication system | |
US4225919A (en) | Advanced data link controller | |
US4939735A (en) | Information handling system having serial channel to control unit link | |
US5222081A (en) | Method of performing an autobaud function using a state flow machine | |
JPS6222495B2 (ja) | ||
EP0130206B1 (en) | Method and apparatus for bus contention resolution | |
US5289474A (en) | Communication network interface testing system | |
EP1513306A2 (en) | Interface circuit for zero byte substitution for telecommunications equipment | |
US5191655A (en) | Interface arrangement for facilitating data communication between a computer and peripherals | |
GB1561369A (en) | Binary data receiver | |
JPH06237285A (ja) | ハイレベルデータリンクコントローラ(hdlc)受信機ステートマシン | |
US4034346A (en) | Interface for establishing communications between a data-processing unit and a plurality of stations | |
CA2029784A1 (en) | Byte wide elasticity buffer | |
JPH0818574A (ja) | マルチステーション・アクセス・ユニット及びデータ伝送速度検出方法 | |
EP0079426B1 (en) | Data communication system | |
US4181909A (en) | Method and appratus for initializing remote data communication equipment | |
CA1320589C (en) | Twinax interface circuit | |
US4975907A (en) | Method and device for the asynchronous transmission of data by packets | |
US4531211A (en) | Multiplexer for bit oriented protocol data link control | |
US4740957A (en) | Asynchronous addressable electronic key telephone system | |
US4531212A (en) | Demultiplexer for bit oriented protocol data link control | |
US5208840A (en) | Method and arrangement for detecting framing bit sequence in digital data communications system | |
EP0078296B1 (en) | Arrangement for distribution of send permission to terminals in a telecommunciation network |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKLA | Lapsed |