CA1302594C - Systeme redondant de synchronisation d'impulsions d'horloge et de trame - Google Patents

Systeme redondant de synchronisation d'impulsions d'horloge et de trame

Info

Publication number
CA1302594C
CA1302594C CA000571908A CA571908A CA1302594C CA 1302594 C CA1302594 C CA 1302594C CA 000571908 A CA000571908 A CA 000571908A CA 571908 A CA571908 A CA 571908A CA 1302594 C CA1302594 C CA 1302594C
Authority
CA
Canada
Prior art keywords
signals
clock signal
receiving
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA000571908A
Other languages
English (en)
Inventor
Thomas Andrew Gray
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitel Networks Corp
Original Assignee
Mitel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitel Corp filed Critical Mitel Corp
Priority to CA000571908A priority Critical patent/CA1302594C/fr
Application granted granted Critical
Publication of CA1302594C publication Critical patent/CA1302594C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H04J3/0629—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CA000571908A 1988-07-13 1988-07-13 Systeme redondant de synchronisation d'impulsions d'horloge et de trame Expired - Lifetime CA1302594C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000571908A CA1302594C (fr) 1988-07-13 1988-07-13 Systeme redondant de synchronisation d'impulsions d'horloge et de trame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000571908A CA1302594C (fr) 1988-07-13 1988-07-13 Systeme redondant de synchronisation d'impulsions d'horloge et de trame

Publications (1)

Publication Number Publication Date
CA1302594C true CA1302594C (fr) 1992-06-02

Family

ID=4138370

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000571908A Expired - Lifetime CA1302594C (fr) 1988-07-13 1988-07-13 Systeme redondant de synchronisation d'impulsions d'horloge et de trame

Country Status (1)

Country Link
CA (1) CA1302594C (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011144058A2 (fr) * 2011-05-20 2011-11-24 华为技术有限公司 Procédé et appareil de mise en œuvre de synchronisation d'impulsions

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011144058A2 (fr) * 2011-05-20 2011-11-24 华为技术有限公司 Procédé et appareil de mise en œuvre de synchronisation d'impulsions
WO2011144058A3 (fr) * 2011-05-20 2012-04-26 华为技术有限公司 Procédé et appareil de mise en oeuvre de synchronisation d'impulsions
US8520789B2 (en) 2011-05-20 2013-08-27 Huawei Technologies Co., Ltd. Method and apparatus for implementing pulse synchronization

Similar Documents

Publication Publication Date Title
KR100263789B1 (ko) 임의 정렬 병렬 프레이머를 갖는 원격 통신 시스템 및 원격 통신 수행 방법
CA1205587A (fr) Unite de commutation a repartition temporelle
US5854794A (en) Digital transmission framing system
EP0503657B1 (fr) Dispositif de bourrage d'impulsion
CA2084364C (fr) Circuit synchrone
CA1302594C (fr) Systeme redondant de synchronisation d'impulsions d'horloge et de trame
GB2063624A (en) Frame aligner for digital telecommunications exchange system
US6219395B1 (en) Phase alignment of frames in computer telephony busses
US5642387A (en) Bit synchronization method and circuit
US5946327A (en) Method and apparatus for converting between a multi-bit TDM bus and a single-bit TDM bus using digital logic
KR880005762A (ko) 데이타 전송 시스템
US5481215A (en) Coherent multiplexer controller
US4975594A (en) Frequency detector circuit
US6584124B1 (en) Method and system for accessing ports of a fixed-size cell switch
JP3010634B2 (ja) フレーム同期多重処理方式
US7308004B1 (en) Method and apparatus of multiplexing and demultiplexing communication signals
KR100443014B1 (ko) 듀얼포트램을 이용한 상이위상 클럭간 데이터 전송 장치
JP2967649B2 (ja) 受信同期回路
JP2872011B2 (ja) Ａｔｍ通信システムにおける送信データの現用予備両系バイト位相合せ装置
SU1765814A1 (ru) Устройство генерации временных меток
JP2751858B2 (ja) Ａｔｍスイッチ監視回路
JP2842678B2 (ja) 位相情報転送方式
KR0164101B1 (ko) 광 케이블 텔레비젼 전송망에서의 가입자 접속/단말 장치간 통신을 위한 신호 프레임 통신장치
CA2019586C (fr) Circuit d'interface pour la transmission de donnees entre un systeme microprocesseur et un systeme a multiplexage temporel
KR100259767B1 (ko) 위상 정렬 장치 및 방법

Legal Events

Date Code Title Description
MKEX Expiry