CA1229175A - Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes - Google Patents

Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes

Info

Publication number
CA1229175A
CA1229175A CA000483115A CA483115A CA1229175A CA 1229175 A CA1229175 A CA 1229175A CA 000483115 A CA000483115 A CA 000483115A CA 483115 A CA483115 A CA 483115A CA 1229175 A CA1229175 A CA 1229175A
Authority
CA
Canada
Prior art keywords
registers
nodes
graph manager
coupled
logic circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000483115A
Other languages
English (en)
French (fr)
Inventor
Gary L. Logsdon
Mark R. Scheevel
Frank A. Williams, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Application granted granted Critical
Publication of CA1229175A publication Critical patent/CA1229175A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Devices For Executing Special Programs (AREA)
  • Executing Machine-Instructions (AREA)
CA000483115A 1984-06-05 1985-06-04 Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes Expired CA1229175A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US617,526 1984-06-05
US06/617,526 US4644464A (en) 1984-06-05 1984-06-05 Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes

Publications (1)

Publication Number Publication Date
CA1229175A true CA1229175A (en) 1987-11-10

Family

ID=24473991

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000483115A Expired CA1229175A (en) 1984-06-05 1985-06-04 Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes

Country Status (4)

Country Link
US (1) US4644464A (enExample)
EP (1) EP0164996A3 (enExample)
JP (1) JPS6134629A (enExample)
CA (1) CA1229175A (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8316463D0 (en) * 1983-06-16 1983-07-20 Secr Defence Priority resolution in bus oriented computer systems
US4654780A (en) * 1984-06-05 1987-03-31 Burroughs Corporation Parallel register transfer mechanism for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4615003A (en) * 1984-06-05 1986-09-30 Burroughs Corporation Condition concentrator and control store for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4734848A (en) * 1984-07-17 1988-03-29 Hitachi, Ltd. Combination reduction processing method and apparatus
US5047918A (en) * 1985-12-31 1991-09-10 Tektronix, Inc. File management system
US4922413A (en) * 1987-03-24 1990-05-01 Center For Innovative Technology Method for concurrent execution of primitive operations by dynamically assigning operations based upon computational marked graph and availability of data
SE9002558D0 (sv) * 1990-08-02 1990-08-02 Carlstedt Elektronik Ab Processor
DE4430195B4 (de) * 1993-12-13 2004-09-23 Hewlett-Packard Co. (N.D.Ges.D.Staates Delaware), Palo Alto Verfahren zur Auswertung von Booleschen Ausdrücken

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU613401A1 (ru) * 1976-07-07 1978-06-30 Предприятие П/Я В-2892 Запоминающее устройство
US4463421A (en) * 1980-11-24 1984-07-31 Texas Instruments Incorporated Serial/parallel input/output bus for microprocessor system
IT1134780B (it) * 1980-12-18 1986-08-13 Honeywell Inf Systems Unita' di controllo microprogrammata con rete di salti multipli
US4447875A (en) * 1981-07-07 1984-05-08 Burroughs Corporation Reduction processor for executing programs stored as treelike graphs employing variable-free applicative language codes
JPS60119644A (ja) * 1983-12-01 1985-06-27 Toshiba Corp 光学ヘッド
JPS60119643A (ja) * 1983-12-01 1985-06-27 Matsushita Electric Ind Co Ltd 光検出器
US4654780A (en) * 1984-06-05 1987-03-31 Burroughs Corporation Parallel register transfer mechanism for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4615003A (en) * 1984-06-05 1986-09-30 Burroughs Corporation Condition concentrator and control store for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes

Also Published As

Publication number Publication date
JPH0381178B2 (enExample) 1991-12-27
EP0164996A3 (en) 1989-08-30
JPS6134629A (ja) 1986-02-18
US4644464A (en) 1987-02-17
EP0164996A2 (en) 1985-12-18

Similar Documents

Publication Publication Date Title
US3978452A (en) System and method for concurrent and pipeline processing employing a data driven network
US4016545A (en) Plural memory controller apparatus
EP0010934B1 (en) An information handling system
EP0314277B1 (en) Simd array processor
EP0069313B1 (en) Reduction processor for executing programs stored as treelike graphs employing variable-free applicative language codes
US4228498A (en) Multibus processor for increasing execution speed using a pipeline effect
CA2059163A1 (en) Parallel processing apparatus
CZ280269B6 (cs) Číslicový počítačový systém
CZ279899B6 (cs) Zapojení pro paralelní zpracovávání dvou nebo více instrukcí paralelně v číslicovém počítači
CA1229175A (en) Graph manager for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
JP3100721B2 (ja) 複数の命令を発行する装置および方法
EP0164995B1 (en) Parallel register transfer mechanism for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
EP0125044A1 (en) Microcomputer with interprocess communication
CA1229174A (en) Condition concentrator and control store for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
US4024507A (en) Arrangement for monitoring the state of memory segments
US20040073413A1 (en) Truth tables
Woo A hardware unification unit: Design and analysis
EP0187713B1 (en) System memory for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
EP0069314B1 (en) A concurrent network of reduction processors for executing programs stored as treelike graphs employing vaiable-free applicative language codes
US4598361A (en) Allocator for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes
Giloi et al. STARLET: a computer concept based on ordered sets as primitive data types
WO1987004829A1 (en) Improvements relating to control flow in computers
CA1210156A (en) Concurrent network of reduction processors for executing programs stored as treelike graphs employing variable-free applicative language codes
Vornberger Transputer networks for operations research problems
Calazans et al. Accelerating Sorting Through the Use of Reconfigurable Hardware

Legal Events

Date Code Title Description
MKEX Expiry