CA1201529A - Memoires mortes supraconductrices ou reseaux logiques programmables comportant celles-ci - Google Patents
Memoires mortes supraconductrices ou reseaux logiques programmables comportant celles-ciInfo
- Publication number
- CA1201529A CA1201529A CA000432945A CA432945A CA1201529A CA 1201529 A CA1201529 A CA 1201529A CA 000432945 A CA000432945 A CA 000432945A CA 432945 A CA432945 A CA 432945A CA 1201529 A CA1201529 A CA 1201529A
- Authority
- CA
- Canada
- Prior art keywords
- josephson
- josephson devices
- word lines
- logic
- logic array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Applications Claiming Priority (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11100382A JPS59712A (ja) | 1982-06-28 | 1982-06-28 | 割出し位置決め装置 |
| JP57111002A JPS592400A (ja) | 1982-06-28 | 1982-06-28 | 電子部品の試験方法 |
| JP125698/1982 | 1982-07-21 | ||
| JP125697/1982 | 1982-07-21 | ||
| JP57125698A JPS5919294A (ja) | 1982-07-21 | 1982-07-21 | ジヨセフソン読み出し専用記憶装置 |
| JP57125697A JPS5917725A (ja) | 1982-07-21 | 1982-07-21 | 超電導メモリ形論理アレイ |
| JP111003/1982 | 1982-07-23 | ||
| JP111002/1982 | 1982-07-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1201529A true CA1201529A (fr) | 1986-03-04 |
Family
ID=27469862
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000432945A Expired CA1201529A (fr) | 1982-06-28 | 1983-07-21 | Memoires mortes supraconductrices ou reseaux logiques programmables comportant celles-ci |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA1201529A (fr) |
-
1983
- 1983-07-21 CA CA000432945A patent/CA1201529A/fr not_active Expired
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6778421B2 (en) | Memory device array having a pair of magnetic bits sharing a common conductor line | |
| EP1358655B1 (fr) | Architecture et systeme de mram | |
| EP1423855B1 (fr) | Mram avec reference a generateur de point median | |
| JP4121830B2 (ja) | 混成抵抗性交点メモリセルアレイおよびその製造方法 | |
| US6128239A (en) | MRAM device including analog sense amplifiers | |
| US8547732B2 (en) | Hybrid superconducting-magnetic memory cell and array | |
| US20030214838A1 (en) | Small area magnetic memory devices | |
| JPS619895A (ja) | 半導体記憶回路 | |
| CN1666289B (zh) | 平衡负载存储器和操作方法 | |
| US4633439A (en) | Superconducting read-only memories or programable logic arrays having the same | |
| US5233244A (en) | Josephson logic gate having a plurality of input ports and a josephson logic circuit that uses such a josephson logic gate | |
| US4168539A (en) | Memory system with row clamping arrangement | |
| CA1201529A (fr) | Memoires mortes supraconductrices ou reseaux logiques programmables comportant celles-ci | |
| US4276617A (en) | Transistor switching circuitry | |
| US4195358A (en) | Decoder for a prom | |
| JPS6387697A (ja) | ジヨセフソンメモリ | |
| US6947333B2 (en) | Memory device | |
| JP2765326B2 (ja) | ジョセフソン極性切換型駆動回路 | |
| JPS61267998A (ja) | プログラマブルリ−ドオンリ−メモリ | |
| JPH05799B2 (fr) | ||
| JPS61144796A (ja) | ジヨセフソンリセツト回路 | |
| GB1023320A (en) | Memory system | |
| JPS5919294A (ja) | ジヨセフソン読み出し専用記憶装置 | |
| JPH0772995B2 (ja) | 超伝導記憶回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |