CA1159153A - Appareil permettant d'effacer les antememoires - Google Patents

Appareil permettant d'effacer les antememoires

Info

Publication number
CA1159153A
CA1159153A CA000366639A CA366639A CA1159153A CA 1159153 A CA1159153 A CA 1159153A CA 000366639 A CA000366639 A CA 000366639A CA 366639 A CA366639 A CA 366639A CA 1159153 A CA1159153 A CA 1159153A
Authority
CA
Canada
Prior art keywords
cache
address
directory
duplicate
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000366639A
Other languages
English (en)
Inventor
Charles P. Ryan
Marion G. Porter
James L. King
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Application granted granted Critical
Publication of CA1159153A publication Critical patent/CA1159153A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods
    • G06F12/0822—Copy directories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA000366639A 1979-12-14 1980-12-12 Appareil permettant d'effacer les antememoires Expired CA1159153A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10380479A 1979-12-14 1979-12-14
US103,804 1979-12-14

Publications (1)

Publication Number Publication Date
CA1159153A true CA1159153A (fr) 1983-12-20

Family

ID=22297115

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000366639A Expired CA1159153A (fr) 1979-12-14 1980-12-12 Appareil permettant d'effacer les antememoires

Country Status (6)

Country Link
JP (1) JPS5698769A (fr)
AU (1) AU543278B2 (fr)
CA (1) CA1159153A (fr)
DE (1) DE3046912C2 (fr)
FR (1) FR2472232B1 (fr)
GB (1) GB2065941B (fr)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4399506A (en) * 1980-10-06 1983-08-16 International Business Machines Corporation Store-in-cache processor means for clearing main storage
US4525777A (en) * 1981-08-03 1985-06-25 Honeywell Information Systems Inc. Split-cycle cache system with SCU controlled cache clearing during cache store access period
DE3138972A1 (de) * 1981-09-30 1983-04-14 Siemens AG, 1000 Berlin und 8000 München Onchip mikroprozessorchachespeichersystem und verfahren zu seinem betrieb
JPH0668735B2 (ja) * 1987-02-09 1994-08-31 日本電気アイシーマイコンシステム株式会社 キヤツシユメモリ−
JPH01115358A (ja) * 1987-10-30 1989-05-08 Toru Ishiwatari 鎌倉彫を施した棺の製造方法
US5282201A (en) * 1987-12-22 1994-01-25 Kendall Square Research Corporation Dynamic packet routing network
US5341483A (en) * 1987-12-22 1994-08-23 Kendall Square Research Corporation Dynamic hierarchial associative memory
US5761413A (en) 1987-12-22 1998-06-02 Sun Microsystems, Inc. Fault containment system for multiprocessor with shared memory
US5226039A (en) * 1987-12-22 1993-07-06 Kendall Square Research Corporation Packet routing switch
US5251308A (en) * 1987-12-22 1993-10-05 Kendall Square Research Corporation Shared memory multiprocessor with data hiding and post-store
US5822578A (en) * 1987-12-22 1998-10-13 Sun Microsystems, Inc. System for inserting instructions into processor instruction stream in order to perform interrupt processing
US5055999A (en) * 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
GB2216308A (en) * 1988-03-01 1989-10-04 Ardent Computer Corp Maintaining cache consistency
US5153595A (en) * 1990-03-26 1992-10-06 Geophysical Survey Systems, Inc. Range information from signal distortions
GB2256512B (en) * 1991-06-04 1995-03-15 Intel Corp Second level cache controller unit and system
CA2078312A1 (fr) 1991-09-20 1993-03-21 Mark A. Kaufman Processeur de donnees numeriques a pagination amelioree
US5724549A (en) * 1992-04-06 1998-03-03 Cyrix Corporation Cache coherency without bus master arbitration signals

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3771137A (en) * 1971-09-10 1973-11-06 Ibm Memory control in a multipurpose system utilizing a broadcast
US3845474A (en) * 1973-11-05 1974-10-29 Honeywell Inf Systems Cache store clearing operation for multiprocessor mode
JPS5440182B2 (fr) * 1974-02-26 1979-12-01
US3979726A (en) * 1974-04-10 1976-09-07 Honeywell Information Systems, Inc. Apparatus for selectively clearing a cache store in a processor having segmentation and paging
US4020466A (en) * 1974-07-05 1977-04-26 Ibm Corporation Memory hierarchy system with journaling and copy back
JPS5295128A (en) * 1976-02-06 1977-08-10 Hitachi Ltd Information processing device
JPS5361236A (en) * 1976-11-12 1978-06-01 Fujitsu Ltd Memory access control system
US4136386A (en) * 1977-10-06 1979-01-23 International Business Machines Corporation Backing store access coordination in a multi-processor system
DE2947115A1 (de) * 1978-12-11 1980-06-26 Honeywell Inf Systems Loeschanordnung fuer einen cache- speicher eines prozessors in einem multiprozessorsystem

Also Published As

Publication number Publication date
DE3046912C2 (de) 1994-05-11
GB2065941B (en) 1984-02-29
AU6532480A (en) 1981-06-18
FR2472232B1 (fr) 1988-04-22
GB2065941A (en) 1981-07-01
AU543278B2 (en) 1985-04-18
JPS5698769A (en) 1981-08-08
FR2472232A1 (fr) 1981-06-26
DE3046912A1 (de) 1981-09-03

Similar Documents

Publication Publication Date Title
US4471429A (en) Apparatus for cache clearing
CA1159153A (fr) Appareil permettant d'effacer les antememoires
US4991081A (en) Cache memory addressable by both physical and virtual addresses
US4493026A (en) Set associative sector cache
US4736293A (en) Interleaved set-associative memory
US4442487A (en) Three level memory hierarchy using write and share flags
US3569938A (en) Storage manager
US4445174A (en) Multiprocessing system including a shared cache
US3964054A (en) Hierarchy response priority adjustment mechanism
US4322795A (en) Cache memory utilizing selective clearing and least recently used updating
US4521850A (en) Instruction buffer associated with a cache memory unit
US4504902A (en) Cache arrangement for direct memory access block transfer
EP0072179A2 (fr) Effacement d'adresses invalides dans une mémoire cache
US4847804A (en) Apparatus and method for data copy consistency in a multi-cache data processing unit
JPH0640317B2 (ja) デジタルデータ処理システム
US5109498A (en) Buffer memory device capable of memorizing operand and instruction data blocks at different block sizes
EP0438960B1 (fr) Antémémoire rapide à écriture au travers
US5140690A (en) Least-recently-used circuit
EP0247604B1 (fr) Appareil et méthode de communication entre processeurs
EP0180369B1 (fr) Antémémoire adressable par les deux adresses physiques et virtuelles
US4608671A (en) Buffer storage including a swapping circuit
US4648033A (en) Look-aside buffer LRU marker controller
GB2214336A (en) Cache memory apparatus
US5535358A (en) Cache memory control circuit and method for controlling reading and writing requests
US4424564A (en) Data processing system providing dual storage of reference bits

Legal Events

Date Code Title Description
MKEX Expiry