CA1136769A - Memory refresh control system - Google Patents
Memory refresh control systemInfo
- Publication number
- CA1136769A CA1136769A CA000348477A CA348477A CA1136769A CA 1136769 A CA1136769 A CA 1136769A CA 000348477 A CA000348477 A CA 000348477A CA 348477 A CA348477 A CA 348477A CA 1136769 A CA1136769 A CA 1136769A
- Authority
- CA
- Canada
- Prior art keywords
- refresh
- bits
- addresses
- memory
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3955079A JPS55132593A (en) | 1979-04-02 | 1979-04-02 | Refresh control method for memory unit |
JP39550/1979 | 1979-04-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1136769A true CA1136769A (en) | 1982-11-30 |
Family
ID=12556158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000348477A Expired CA1136769A (en) | 1979-04-02 | 1980-03-26 | Memory refresh control system |
Country Status (5)
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4691303A (en) * | 1985-10-31 | 1987-09-01 | Sperry Corporation | Refresh system for multi-bank semiconductor memory |
CA2099811A1 (en) * | 1992-07-21 | 1994-01-22 | Frederic H. Jung | Antibiotic compounds |
CN104134215B (zh) * | 2014-07-29 | 2018-10-26 | 缪荣明 | 高仟伏dr对接pacs系统的图像减影方法 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3684897A (en) * | 1970-08-19 | 1972-08-15 | Cogar Corp | Dynamic mos memory array timing system |
US3800295A (en) * | 1971-12-30 | 1974-03-26 | Ibm | Asynchronously operated memory system |
US3790961A (en) * | 1972-06-09 | 1974-02-05 | Advanced Memory Syst Inc | Random access dynamic semiconductor memory system |
JPS5433498B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1972-09-19 | 1979-10-20 | ||
US3810129A (en) * | 1972-10-19 | 1974-05-07 | Ibm | Memory system restoration |
IT1002272B (it) * | 1973-12-27 | 1976-05-20 | Honeywell Inf Systems | Sistema di ricarica in memoria a semiconduttori |
US3902082A (en) * | 1974-02-11 | 1975-08-26 | Mostek Corp | Dynamic data input latch and decoder |
US4084154A (en) * | 1975-05-01 | 1978-04-11 | Burroughs Corporation | Charge coupled device memory system with burst mode |
IT1041882B (it) * | 1975-08-20 | 1980-01-10 | Honeywell Inf Systems | Memoria dinamica a semiconduttori e relativo sistema di recarica |
US4040122A (en) * | 1976-04-07 | 1977-08-02 | Burroughs Corporation | Method and apparatus for refreshing a dynamic memory by sequential transparent readings |
DE2619238C3 (de) * | 1976-04-30 | 1978-11-02 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren und Anordnung zur zeitlichen Einordnung von unabhängigen Operationen, die in einem elektronischen Schaltungssystem ablaufen |
US4172282A (en) * | 1976-10-29 | 1979-10-23 | International Business Machines Corporation | Processor controlled memory refresh |
-
1979
- 1979-04-02 JP JP3955079A patent/JPS55132593A/ja active Granted
-
1980
- 1980-03-26 CA CA000348477A patent/CA1136769A/en not_active Expired
- 1980-03-28 US US06/135,184 patent/US4293931A/en not_active Expired - Lifetime
- 1980-04-02 EP EP80301055A patent/EP0017479B1/en not_active Expired
- 1980-04-02 DE DE8080301055T patent/DE3064733D1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS55132593A (en) | 1980-10-15 |
EP0017479B1 (en) | 1983-09-07 |
US4293931A (en) | 1981-10-06 |
DE3064733D1 (en) | 1983-10-13 |
JPS6313275B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1988-03-24 |
EP0017479A1 (en) | 1980-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4381495A (en) | Digital-to-analog converter with error compensation | |
US4623846A (en) | Constant duty cycle, frequency programmable clock generator | |
GB2199457A (en) | Frequency doubler | |
US4095283A (en) | First in-first out memory array containing special bits for replacement addressing | |
US4415861A (en) | Programmable pulse generator | |
US4413350A (en) | Programmable clock rate generator | |
CA1136769A (en) | Memory refresh control system | |
US4042915A (en) | MOS dynamic random access memory having an improved address decoder circuit | |
JPH0354487B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4388719A (en) | Dynamic signal generator | |
US4594656A (en) | Memory refresh apparatus | |
US3739354A (en) | Variable capacity memory | |
GB1509059A (en) | Clocking signal generators for use in data processing systems | |
US4516217A (en) | Event selector for wide range probability of occurrence | |
US5353435A (en) | Microcomputer with circuit for generating multiple pulses each having different frequencies | |
KR0179166B1 (ko) | 디지탈 영상신호처리용 메모리장치 | |
US4165489A (en) | Channel change indication circuit with delayed memory activation | |
AU643512B2 (en) | A sequencer for generating binary output signals | |
SU1365096A1 (ru) | Статистический анализатор условной функции распределени размахов колебаний напр жени | |
SU1597875A1 (ru) | Программируемый источник питани | |
SU1437974A1 (ru) | Генератор псевдослучайных сигналов | |
KR970024666A (ko) | 피씨엠 데이타 지연회로 | |
SU1541669A1 (ru) | Программатор | |
SU1679643A1 (ru) | Устройство для имитации дроблений двоичного сигнала | |
SU1587537A1 (ru) | Устройство дл обслуживани сообщений |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |