CA1090924A - Memoire pour ensemble de traitement de donnees numeriques - Google Patents

Memoire pour ensemble de traitement de donnees numeriques

Info

Publication number
CA1090924A
CA1090924A CA343,446A CA343446A CA1090924A CA 1090924 A CA1090924 A CA 1090924A CA 343446 A CA343446 A CA 343446A CA 1090924 A CA1090924 A CA 1090924A
Authority
CA
Canada
Prior art keywords
memory
signal
address
secondary storage
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA343,446A
Other languages
English (en)
Inventor
Stephen R. Jenkins
Thomas A. Northrup
Robert E. Stewart
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/658,113 external-priority patent/US4055851A/en
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Priority to CA343,446A priority Critical patent/CA1090924A/fr
Application granted granted Critical
Publication of CA1090924A publication Critical patent/CA1090924A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
CA343,446A 1976-02-13 1980-01-10 Memoire pour ensemble de traitement de donnees numeriques Expired CA1090924A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA343,446A CA1090924A (fr) 1976-02-13 1980-01-10 Memoire pour ensemble de traitement de donnees numeriques

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US05/658,113 US4055851A (en) 1976-02-13 1976-02-13 Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle
US658,113 1976-02-13
CA271,545A CA1083724A (fr) 1976-02-13 1977-02-11 Memoire pour systeme de traitement de l'information digitale
CA343,446A CA1090924A (fr) 1976-02-13 1980-01-10 Memoire pour ensemble de traitement de donnees numeriques

Publications (1)

Publication Number Publication Date
CA1090924A true CA1090924A (fr) 1980-12-02

Family

ID=27164906

Family Applications (1)

Application Number Title Priority Date Filing Date
CA343,446A Expired CA1090924A (fr) 1976-02-13 1980-01-10 Memoire pour ensemble de traitement de donnees numeriques

Country Status (1)

Country Link
CA (1) CA1090924A (fr)

Similar Documents

Publication Publication Date Title
US4045781A (en) Memory module with selectable byte addressing for digital data processing system
US4149239A (en) Secondary storage facility for connecting to a digital data processing system by separate control information and data transfer paths
US4197580A (en) Data processing system including a cache memory
EP0095033B1 (fr) Antémémoire de secteur associative par jeux
KR920005280B1 (ko) 고속 캐쉬 시스템
CA2018065C (fr) Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline
US4378591A (en) Memory management unit for developing multiple physical addresses in parallel for use in a cache memory
JPS58212694A (ja) メモリシステム
EP0292501B1 (fr) Appareil et procede de creation d'une unite d'antememoire avec operation d'ecriture utilisant deux cycles d'horloge de systeme
EP0175620B1 (fr) Disposition de vérification d'accès pour système numérique de traitement de données ayant une mémoire avec pagination à la demande
CN113961483A (zh) 高速缓存存储器和使用高速缓存存储器的方法
US4796222A (en) Memory structure for nonsequential storage of block bytes in multi-bit chips
JPS5821308B2 (ja) ルツクアヘツド・コントロ−ル装置
JPH07120312B2 (ja) バッファメモリ制御装置
EP0377431A2 (fr) Dispositif et méthode pour la traduction d'adresses virtuelles de mots doubles non alignés
CA1090924A (fr) Memoire pour ensemble de traitement de donnees numeriques
CA1090923A (fr) Memoire pour ensemble de traitement de donnees numeriques
JPS5832427B2 (ja) 多重情報処理システム
US5568631A (en) Multiprocessor system with a shared control store accessed with predicted addresses
JPS6237752A (ja) 別々の命令及びデ−タインタ−フエ−ス及びキヤツシユを持つたマイクロプロセサを有するマルチプルバスシステム
AU602952B2 (en) Cache memory control system
EP0310446A2 (fr) Méthode de gestion d'une anténémoire
US6292867B1 (en) Data processing system
GB2037466A (en) Computer with cache memory
JPS59112479A (ja) キヤツシユメモリの高速アクセス方式

Legal Events

Date Code Title Description
MKEX Expiry