CA1090923A - Memoire pour ensemble de traitement de donnees numeriques - Google Patents
Memoire pour ensemble de traitement de donnees numeriquesInfo
- Publication number
- CA1090923A CA1090923A CA343,445A CA343445A CA1090923A CA 1090923 A CA1090923 A CA 1090923A CA 343445 A CA343445 A CA 343445A CA 1090923 A CA1090923 A CA 1090923A
- Authority
- CA
- Canada
- Prior art keywords
- memory
- signal
- address
- signals
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA343,445A CA1090923A (fr) | 1976-02-13 | 1980-01-10 | Memoire pour ensemble de traitement de donnees numeriques |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US658,113 | 1976-02-13 | ||
US05/658,113 US4055851A (en) | 1976-02-13 | 1976-02-13 | Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle |
CA271,545A CA1083724A (fr) | 1976-02-13 | 1977-02-11 | Memoire pour systeme de traitement de l'information digitale |
CA343,445A CA1090923A (fr) | 1976-02-13 | 1980-01-10 | Memoire pour ensemble de traitement de donnees numeriques |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1090923A true CA1090923A (fr) | 1980-12-02 |
Family
ID=27164905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA343,445A Expired CA1090923A (fr) | 1976-02-13 | 1980-01-10 | Memoire pour ensemble de traitement de donnees numeriques |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA1090923A (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112506815A (zh) * | 2020-11-27 | 2021-03-16 | 海光信息技术股份有限公司 | 数据传输方法和数据传输装置 |
-
1980
- 1980-01-10 CA CA343,445A patent/CA1090923A/fr not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112506815A (zh) * | 2020-11-27 | 2021-03-16 | 海光信息技术股份有限公司 | 数据传输方法和数据传输装置 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4045781A (en) | Memory module with selectable byte addressing for digital data processing system | |
US4151593A (en) | Memory module with means for controlling internal timing | |
EP0979456B1 (fr) | Protection de l'acces a la memoire | |
KR920005280B1 (ko) | 고속 캐쉬 시스템 | |
US4493026A (en) | Set associative sector cache | |
CA2018065C (fr) | Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline | |
JPS58212694A (ja) | メモリシステム | |
JPH0223591A (ja) | コンピユータ・システム、コンピユータ・システム中のメモリの読取方法及び転送方法、メモリ制御の方法及びメモリ・コントローラ | |
JPH07200398A (ja) | 不揮発性メモリチップイネーブル符号化方法、コンピュータシステム、およびメモリコントローラ | |
EP0175620B1 (fr) | Disposition de vérification d'accès pour système numérique de traitement de données ayant une mémoire avec pagination à la demande | |
US4796222A (en) | Memory structure for nonsequential storage of block bytes in multi-bit chips | |
JPS5821308B2 (ja) | ルツクアヘツド・コントロ−ル装置 | |
JPH07120312B2 (ja) | バッファメモリ制御装置 | |
EP0706132A2 (fr) | Procédé et système pour manipuler des séquences de ratage d'antémémoire dans une matrice d'antémémoires de données ayant par ligne d'antémémoire plusieurs champ adressables par contenu | |
US5448711A (en) | Configuration apparatus for determining relative position of a cache memory in a cache memory array | |
US5175833A (en) | Apparatus for determining relative position of a cache memory in a cache memory array | |
CA1090923A (fr) | Memoire pour ensemble de traitement de donnees numeriques | |
CA1090924A (fr) | Memoire pour ensemble de traitement de donnees numeriques | |
JPS6237752A (ja) | 別々の命令及びデ−タインタ−フエ−ス及びキヤツシユを持つたマイクロプロセサを有するマルチプルバスシステム | |
EP0310446A2 (fr) | Méthode de gestion d'une anténémoire | |
AU602952B2 (en) | Cache memory control system | |
US6292867B1 (en) | Data processing system | |
US7124261B2 (en) | Access to bit values within data words stored in a memory | |
KR100417548B1 (ko) | 집적된캐쉬메모리와,디지탈메모리에서메모리소자에데이타를제공하는방법 | |
JP3614956B2 (ja) | メモリ制御システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |