CA1081855A - Methode d'initialisation pour systeme de traitement de l'information a bus utilisant des modules microprogrammes - Google Patents

Methode d'initialisation pour systeme de traitement de l'information a bus utilisant des modules microprogrammes

Info

Publication number
CA1081855A
CA1081855A CA271,931A CA271931A CA1081855A CA 1081855 A CA1081855 A CA 1081855A CA 271931 A CA271931 A CA 271931A CA 1081855 A CA1081855 A CA 1081855A
Authority
CA
Canada
Prior art keywords
data processing
firmware
storage means
processing system
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA271,931A
Other languages
English (en)
Inventor
David B. Schuck
James E. Kocol
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Application granted granted Critical
Publication of CA1081855A publication Critical patent/CA1081855A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22—Microcontrol or microprogram arrangements
    • G06F9/24—Loading of the microprogram

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
CA271,931A 1976-04-29 1977-02-16 Methode d'initialisation pour systeme de traitement de l'information a bus utilisant des modules microprogrammes Expired CA1081855A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US68136476A 1976-04-29 1976-04-29
US681,364 1976-04-29

Publications (1)

Publication Number Publication Date
CA1081855A true CA1081855A (fr) 1980-07-15

Family

ID=24734974

Family Applications (1)

Application Number Title Priority Date Filing Date
CA271,931A Expired CA1081855A (fr) 1976-04-29 1977-02-16 Methode d'initialisation pour systeme de traitement de l'information a bus utilisant des modules microprogrammes

Country Status (5)

Country Link
JP (1) JPS52132646A (fr)
CA (1) CA1081855A (fr)
DE (1) DE2719199A1 (fr)
FR (1) FR2349880A1 (fr)
GB (1) GB1548497A (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10339051B2 (en) 2012-04-30 2019-07-02 Hewlett Packard Enterprise Development Lp Configurable computer memory

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590556A (en) * 1983-01-17 1986-05-20 Tandy Corporation Co-processor combination
US4679166A (en) * 1983-01-17 1987-07-07 Tandy Corporation Co-processor combination
JPH06103460B2 (ja) * 1985-11-19 1994-12-14 ソニー株式会社 プログラム転送方式
FR2606566B1 (fr) * 1986-09-22 1993-04-30 Nec Corp Procede d'initialisation pour un controleur de canal
US4803623A (en) * 1986-10-31 1989-02-07 Honeywell Bull Inc. Universal peripheral controller self-configuring bootloadable ramware
JP3685931B2 (ja) 1998-07-31 2005-08-24 株式会社ソニー・コンピュータエンタテインメント 情報処理装置の立ち上げ方法、記憶媒体、及び情報処理装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10339051B2 (en) 2012-04-30 2019-07-02 Hewlett Packard Enterprise Development Lp Configurable computer memory
US11615021B2 (en) 2012-04-30 2023-03-28 Hewlett Packard Enterprise Development Lp Configurable computer memory
US11954029B2 (en) 2012-04-30 2024-04-09 Hewlett Packard Enterprise Development Lp Configurable computer memory

Also Published As

Publication number Publication date
GB1548497A (en) 1979-07-18
FR2349880B1 (fr) 1981-08-07
JPS52132646A (en) 1977-11-07
FR2349880A1 (fr) 1977-11-25
DE2719199A1 (de) 1977-11-10

Similar Documents

Publication Publication Date Title
US7174550B2 (en) Sharing communications adapters across a plurality of input/output subsystem images
US4031517A (en) Emulation of target system interrupts through the use of counters
US4084235A (en) Emulation apparatus
US3673576A (en) Programmable computer-peripheral interface
US3938098A (en) Input/output connection arrangement for microprogrammable computer
US4779187A (en) Method and operating system for executing programs in a multi-mode microprocessor
US4825358A (en) Method and operating system for executing programs in a multi-mode microprocessor
US4486827A (en) Microprocessor apparatus
US5077657A (en) Emulator Assist unit which forms addresses of user instruction operands in response to emulator assist unit commands from host processor
US4354225A (en) Intelligent main store for data processing systems
US4050058A (en) Microprocessor with parallel operation
US5561788A (en) Method and system for executing programs using memory wrap in a multi-mode microprocessor
US4001784A (en) Data processing system having a plurality of input/output channels and physical resources dedicated to distinct and interruptible service levels
US4314333A (en) Data processor
JPH0221018B2 (fr)
JPS5834862B2 (ja) アレイ・プロセツサ
JPS6212551B2 (fr)
US5960212A (en) Universal input/output controller having a unique coprocessor architecture
CA1081855A (fr) Methode d'initialisation pour systeme de traitement de l'information a bus utilisant des modules microprogrammes
US3940744A (en) Self contained program loading apparatus
EP0290942B1 (fr) Système d'exécution de commande de machine hôte pour système de machine virtuelle
US3918030A (en) General purpose digital computer
EP0037424A1 (fr) Systeme de traitement de donnees
EP4167095A1 (fr) Systèmes, procédés et dispositifs pour accéder à un système d'exploitation de dispositif sur une interconnexion
US5754852A (en) Apparatus for combining cellular telephone ring signals and PSTN ring signals

Legal Events

Date Code Title Description
MKEX Expiry