CA1053804A - Fault tolerant least recently used algorithm logic - Google Patents

Fault tolerant least recently used algorithm logic

Info

Publication number
CA1053804A
CA1053804A CA247,255A CA247255A CA1053804A CA 1053804 A CA1053804 A CA 1053804A CA 247255 A CA247255 A CA 247255A CA 1053804 A CA1053804 A CA 1053804A
Authority
CA
Canada
Prior art keywords
units
binary
bits
chronology
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA247,255A
Other languages
English (en)
French (fr)
Inventor
Daniel J. Coombes
Benedicto U. Messina
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1053804A publication Critical patent/CA1053804A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/85—Active fault masking without idle spares

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Error Detection And Correction (AREA)
CA247,255A 1975-03-20 1976-03-02 Fault tolerant least recently used algorithm logic Expired CA1053804A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/560,421 US3958228A (en) 1975-03-20 1975-03-20 Fault tolerant least recently used algorithm logic

Publications (1)

Publication Number Publication Date
CA1053804A true CA1053804A (en) 1979-05-01

Family

ID=24237754

Family Applications (1)

Application Number Title Priority Date Filing Date
CA247,255A Expired CA1053804A (en) 1975-03-20 1976-03-02 Fault tolerant least recently used algorithm logic

Country Status (7)

Country Link
US (1) US3958228A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS51114041A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1053804A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2610411C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (2) FR2304963A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB1484235A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1055399B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5226124A (en) * 1975-08-22 1977-02-26 Fujitsu Ltd Buffer memory control unit
NL7510904A (nl) * 1975-09-17 1977-03-21 Philips Nv Woordgroepsprioriteitsinrichting.
US4035778A (en) * 1975-11-17 1977-07-12 International Business Machines Corporation Apparatus for assigning space in a working memory as a function of the history of usage
US4229789A (en) * 1977-12-22 1980-10-21 Ncr Corporation System for transferring data between high speed and low speed memories
US4168541A (en) * 1978-09-25 1979-09-18 Sperry Rand Corporation Paired least recently used block replacement system
US4322795A (en) * 1980-01-24 1982-03-30 Honeywell Information Systems Inc. Cache memory utilizing selective clearing and least recently used updating
US4334289A (en) * 1980-02-25 1982-06-08 Honeywell Information Systems Inc. Apparatus for recording the order of usage of locations in memory
US4361878A (en) * 1980-10-27 1982-11-30 Control Data Corporation Degradable LRU circuit
US4437155A (en) 1980-11-14 1984-03-13 Sperry Corporation Cache/disk subsystem with dual aging of cache entries
US4355306A (en) * 1981-01-30 1982-10-19 International Business Machines Corporation Dynamic stack data compression and decompression system
JPS6049950B2 (ja) * 1981-08-27 1985-11-06 富士通株式会社 Ｌｒｕエラ−処理方式
US4422145A (en) * 1981-10-26 1983-12-20 International Business Machines Corporation Thrashing reduction in demand accessing of a data base through an LRU paging buffer pool
US4550278A (en) * 1982-07-21 1985-10-29 Mitsubishi Denki Kabushiki Kaisha Control device
US4607331A (en) * 1983-05-13 1986-08-19 Motorola, Inc. Method and apparatus for implementing an algorithm associated with stored information
ATE48195T1 (de) * 1984-08-10 1989-12-15 Siemens Ag Schaltungsanordnung zur prioritaetsbezogenen einordnung und registrierung einzelner speicherabschnitte bzw. baenke unter anwendung des lru-algorithmus.
US5140690A (en) * 1988-06-14 1992-08-18 Mitsubishi Denki Kabushiki Kaisha Least-recently-used circuit
JP2786209B2 (ja) * 1988-10-07 1998-08-13 株式会社日立製作所 忘却機能を有する知識データ管理方法
US5060136A (en) * 1989-01-06 1991-10-22 International Business Machines Corp. Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
US4967414A (en) * 1989-01-06 1990-10-30 International Business Machines Corp. LRU error detection using the collection of read and written LRU bits
JP2979771B2 (ja) * 1991-09-12 1999-11-15 株式会社日立製作所 情報処理装置及びそのバス制御方法
FR2683924B1 (fr) * 1991-11-18 1997-01-03 Bull Sa Memoire integree, son procede de gestion et systeme informatique en resultant.
US5539893A (en) * 1993-11-16 1996-07-23 Unisys Corporation Multi-level memory and methods for allocating data most likely to be used to the fastest memory level
DE4407626C1 (de) * 1994-03-08 1995-05-24 Karl Michael Marks Verfahren und Einrichtung zur Steuerung der Datenverfügbarkeit in Zwischenspeichern bei Computern
US20010002851A1 (en) * 1995-04-14 2001-06-07 Takao Shimada Multimedia data processing system in network
US6571317B2 (en) * 2001-05-01 2003-05-27 Broadcom Corporation Replacement data error detector
CN102123654B (zh) 2008-11-11 2012-07-18 奥林巴斯医疗株式会社 摄像装置及内窥镜

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store

Also Published As

Publication number Publication date
GB1484235A (en) 1977-09-01
FR2304963A1 (fr) 1976-10-15
JPS5413344B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1979-05-30
FR116049A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3958228A (en) 1976-05-18
DE2610411A1 (de) 1976-10-07
DE2610411C2 (de) 1985-07-11
FR2304963B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1979-06-01
JPS51114041A (en) 1976-10-07
IT1055399B (it) 1981-12-21

Similar Documents

Publication Publication Date Title
CA1053804A (en) Fault tolerant least recently used algorithm logic
US3579199A (en) Method and apparatus for fault testing a digital computer memory
US4506364A (en) Memory address permutation apparatus
EP0090638B1 (en) Cache memory systems
US3755779A (en) Error correction system for single-error correction, related-double-error correction and unrelated-double-error detection
US4757503A (en) Self-testing dynamic ram
US4314356A (en) High-speed term searcher
KR100197636B1 (ko) 페일메모리 장치
US5644583A (en) Soft error correction technique and system for odd weight row error correction codes
US4271521A (en) Address parity check system
US3037697A (en) Information handling apparatus
US6076182A (en) Memory fault correction system and method
US4485471A (en) Method of memory reconfiguration for fault tolerant memory
US4661953A (en) Error tracking apparatus in a data processing system
US4461001A (en) Deterministic permutation algorithm
US5757823A (en) Error detection and correction for four-bit-per-chip memory system
GB2201016A (en) Memories and the testing thereof
US4520453A (en) Address transformation system having an address shuffler
US4183464A (en) Hash-coding data storage apparatus with error suppression
EP0279396B1 (en) Cache memory having self-error checking and sequential verification circuits
EP0574672A1 (en) Adjustable weighted random test pattern generator for logic circuits
US4489403A (en) Fault alignment control system and circuits
JP2539343B2 (ja) 簡単化されたシンドロ−ムワ−ドをもつエラ−訂正回路及び訂正方法
US3411137A (en) Data processing equipment
US6505318B1 (en) Method and apparatus for partial error detection and correction of digital data