JPS51114041A - Lru algorithm logical device - Google Patents

Lru algorithm logical device

Info

Publication number
JPS51114041A
JPS51114041A JP51020178A JP2017876A JPS51114041A JP S51114041 A JPS51114041 A JP S51114041A JP 51020178 A JP51020178 A JP 51020178A JP 2017876 A JP2017876 A JP 2017876A JP S51114041 A JPS51114041 A JP S51114041A
Authority
JP
Japan
Prior art keywords
logical device
lru algorithm
algorithm logical
lru
logical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP51020178A
Other languages
English (en)
Other versions
JPS5413344B2 (ja
Inventor
Jiei Kuumuzu Danieru
Yuu Meshina Benedeikuto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS51114041A publication Critical patent/JPS51114041A/ja
Publication of JPS5413344B2 publication Critical patent/JPS5413344B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/85—Active fault masking without idle spares

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Error Detection And Correction (AREA)
JP51020178A 1975-03-20 1976-02-27 Lru algorithm logical device Granted JPS51114041A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/560,421 US3958228A (en) 1975-03-20 1975-03-20 Fault tolerant least recently used algorithm logic

Publications (2)

Publication Number Publication Date
JPS51114041A true JPS51114041A (en) 1976-10-07
JPS5413344B2 JPS5413344B2 (ja) 1979-05-30

Family

ID=24237754

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51020178A Granted JPS51114041A (en) 1975-03-20 1976-02-27 Lru algorithm logical device

Country Status (7)

Country Link
US (1) US3958228A (ja)
JP (1) JPS51114041A (ja)
CA (1) CA1053804A (ja)
DE (1) DE2610411C2 (ja)
FR (2) FR2304963A1 (ja)
GB (1) GB1484235A (ja)
IT (1) IT1055399B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8172409B2 (en) 2008-11-11 2012-05-08 Olympus Medical Systems Corp. Image pickup apparatus and endoscope

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5226124A (en) * 1975-08-22 1977-02-26 Fujitsu Ltd Buffer memory control unit
NL7510904A (nl) * 1975-09-17 1977-03-21 Philips Nv Woordgroepsprioriteitsinrichting.
US4035778A (en) * 1975-11-17 1977-07-12 International Business Machines Corporation Apparatus for assigning space in a working memory as a function of the history of usage
US4229789A (en) * 1977-12-22 1980-10-21 Ncr Corporation System for transferring data between high speed and low speed memories
US4168541A (en) * 1978-09-25 1979-09-18 Sperry Rand Corporation Paired least recently used block replacement system
US4322795A (en) * 1980-01-24 1982-03-30 Honeywell Information Systems Inc. Cache memory utilizing selective clearing and least recently used updating
US4334289A (en) * 1980-02-25 1982-06-08 Honeywell Information Systems Inc. Apparatus for recording the order of usage of locations in memory
US4361878A (en) * 1980-10-27 1982-11-30 Control Data Corporation Degradable LRU circuit
US4355306A (en) * 1981-01-30 1982-10-19 International Business Machines Corporation Dynamic stack data compression and decompression system
JPS6049950B2 (ja) * 1981-08-27 1985-11-06 富士通株式会社 Ｌｒｕエラ−処理方式
US4422145A (en) * 1981-10-26 1983-12-20 International Business Machines Corporation Thrashing reduction in demand accessing of a data base through an LRU paging buffer pool
US4550278A (en) * 1982-07-21 1985-10-29 Mitsubishi Denki Kabushiki Kaisha Control device
US4607331A (en) * 1983-05-13 1986-08-19 Motorola, Inc. Method and apparatus for implementing an algorithm associated with stored information
ATE48195T1 (de) * 1984-08-10 1989-12-15 Siemens Ag Schaltungsanordnung zur prioritaetsbezogenen einordnung und registrierung einzelner speicherabschnitte bzw. baenke unter anwendung des lru-algorithmus.
US5140690A (en) * 1988-06-14 1992-08-18 Mitsubishi Denki Kabushiki Kaisha Least-recently-used circuit
JP2786209B2 (ja) * 1988-10-07 1998-08-13 株式会社日立製作所 忘却機能を有する知識データ管理方法
US4967414A (en) * 1989-01-06 1990-10-30 International Business Machines Corp. LRU error detection using the collection of read and written LRU bits
US5060136A (en) * 1989-01-06 1991-10-22 International Business Machines Corp. Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
JP2979771B2 (ja) * 1991-09-12 1999-11-15 株式会社日立製作所 情報処理装置及びそのバス制御方法
FR2683924B1 (fr) * 1991-11-18 1997-01-03 Bull Sa Memoire integree, son procede de gestion et systeme informatique en resultant.
US5539893A (en) * 1993-11-16 1996-07-23 Unisys Corporation Multi-level memory and methods for allocating data most likely to be used to the fastest memory level
DE4407626C1 (de) * 1994-03-08 1995-05-24 Karl Michael Marks Verfahren und Einrichtung zur Steuerung der Datenverfügbarkeit in Zwischenspeichern bei Computern
US20010002851A1 (en) * 1995-04-14 2001-06-07 Takao Shimada Multimedia data processing system in network
US6571317B2 (en) * 2001-05-01 2003-05-27 Broadcom Corporation Replacement data error detector

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8172409B2 (en) 2008-11-11 2012-05-08 Olympus Medical Systems Corp. Image pickup apparatus and endoscope

Also Published As

Publication number Publication date
US3958228A (en) 1976-05-18
DE2610411A1 (de) 1976-10-07
FR2304963A1 (fr) 1976-10-15
FR116049A (ja)
GB1484235A (en) 1977-09-01
FR2304963B1 (ja) 1979-06-01
JPS5413344B2 (ja) 1979-05-30
IT1055399B (it) 1981-12-21
CA1053804A (en) 1979-05-01
DE2610411C2 (de) 1985-07-11

Similar Documents

Publication Publication Date Title
JPS51114041A (en) Lru algorithm logical device
JPS5268431A (en) Electroooptical device
IL51210A0 (en) Precombustion ionization device
JPS5267067A (en) Hydroocyclone device
JPS5225492A (en) Diathermous device
JPS5271887A (en) Echoograph device
YU172876A (en) Soil-draining device
JPS5251827A (en) Touching device
JPS533752A (en) Function logical device
JPS5254435A (en) Original treating device
JPS5276029A (en) Selffdeveloping type large film unit treating device
JPS5229082A (en) Transshipping device
JPS51116100A (en) Camouflaging device
JPS5268916A (en) Trasformation device
JPS5235591A (en) Xxray device
JPS51135349A (en) Logical flippflop device
JPS51136106A (en) Coillwinding device
JPS5272776A (en) Tire chacking device
JPS5223887A (en) Treating device
JPS51143974A (en) Selffaligning device
CH609308A5 (en) Thread-braking device
JPS5270588A (en) Therapic device
JPS51146353A (en) Forminggbyyrolling device
JPS5270785A (en) Xxray device
JPS5284424A (en) Photooelectromotive device