GB1484235A - Memory control logic systems - Google Patents

Memory control logic systems

Info

Publication number
GB1484235A
GB1484235A GB5513/76A GB551376A GB1484235A GB 1484235 A GB1484235 A GB 1484235A GB 5513/76 A GB5513/76 A GB 5513/76A GB 551376 A GB551376 A GB 551376A GB 1484235 A GB1484235 A GB 1484235A
Authority
GB
United Kingdom
Prior art keywords
buffer
section
page
code
sections
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5513/76A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB1484235A publication Critical patent/GB1484235A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/85—Active fault masking without idle spares

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Error Detection And Correction (AREA)
GB5513/76A 1975-03-20 1976-02-12 Memory control logic systems Expired GB1484235A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/560,421 US3958228A (en) 1975-03-20 1975-03-20 Fault tolerant least recently used algorithm logic

Publications (1)

Publication Number Publication Date
GB1484235A true GB1484235A (en) 1977-09-01

Family

ID=24237754

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5513/76A Expired GB1484235A (en) 1975-03-20 1976-02-12 Memory control logic systems

Country Status (7)

Country Link
US (1) US3958228A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS51114041A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1053804A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2610411C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (2) FR2304963A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB1484235A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1055399B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5226124A (en) * 1975-08-22 1977-02-26 Fujitsu Ltd Buffer memory control unit
NL7510904A (nl) * 1975-09-17 1977-03-21 Philips Nv Woordgroepsprioriteitsinrichting.
US4035778A (en) * 1975-11-17 1977-07-12 International Business Machines Corporation Apparatus for assigning space in a working memory as a function of the history of usage
US4229789A (en) * 1977-12-22 1980-10-21 Ncr Corporation System for transferring data between high speed and low speed memories
US4168541A (en) * 1978-09-25 1979-09-18 Sperry Rand Corporation Paired least recently used block replacement system
US4322795A (en) * 1980-01-24 1982-03-30 Honeywell Information Systems Inc. Cache memory utilizing selective clearing and least recently used updating
US4334289A (en) * 1980-02-25 1982-06-08 Honeywell Information Systems Inc. Apparatus for recording the order of usage of locations in memory
US4361878A (en) * 1980-10-27 1982-11-30 Control Data Corporation Degradable LRU circuit
US4437155A (en) 1980-11-14 1984-03-13 Sperry Corporation Cache/disk subsystem with dual aging of cache entries
US4355306A (en) * 1981-01-30 1982-10-19 International Business Machines Corporation Dynamic stack data compression and decompression system
JPS6049950B2 (ja) * 1981-08-27 1985-11-06 富士通株式会社 Ｌｒｕエラ−処理方式
US4422145A (en) * 1981-10-26 1983-12-20 International Business Machines Corporation Thrashing reduction in demand accessing of a data base through an LRU paging buffer pool
US4550278A (en) * 1982-07-21 1985-10-29 Mitsubishi Denki Kabushiki Kaisha Control device
US4607331A (en) * 1983-05-13 1986-08-19 Motorola, Inc. Method and apparatus for implementing an algorithm associated with stored information
DE3574421D1 (en) * 1984-08-10 1989-12-28 Siemens Ag Circuit arrangement for classifying in order of priority and for recording individual memory sections or banks using the lru algorithm
US5140690A (en) * 1988-06-14 1992-08-18 Mitsubishi Denki Kabushiki Kaisha Least-recently-used circuit
JP2786209B2 (ja) * 1988-10-07 1998-08-13 株式会社日立製作所 忘却機能を有する知識データ管理方法
US4967414A (en) * 1989-01-06 1990-10-30 International Business Machines Corp. LRU error detection using the collection of read and written LRU bits
US5060136A (en) * 1989-01-06 1991-10-22 International Business Machines Corp. Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
JP2979771B2 (ja) * 1991-09-12 1999-11-15 株式会社日立製作所 情報処理装置及びそのバス制御方法
FR2683924B1 (fr) * 1991-11-18 1997-01-03 Bull Sa Memoire integree, son procede de gestion et systeme informatique en resultant.
US5539893A (en) * 1993-11-16 1996-07-23 Unisys Corporation Multi-level memory and methods for allocating data most likely to be used to the fastest memory level
DE4407626C1 (de) * 1994-03-08 1995-05-24 Karl Michael Marks Verfahren und Einrichtung zur Steuerung der Datenverfügbarkeit in Zwischenspeichern bei Computern
US20010002851A1 (en) * 1995-04-14 2001-06-07 Takao Shimada Multimedia data processing system in network
US6571317B2 (en) * 2001-05-01 2003-05-27 Broadcom Corporation Replacement data error detector
EP2311365B1 (en) 2008-11-11 2013-01-16 Olympus Medical Systems Corp. Imaging device and endoscope

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) * 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store

Also Published As

Publication number Publication date
US3958228A (en) 1976-05-18
CA1053804A (en) 1979-05-01
IT1055399B (it) 1981-12-21
DE2610411A1 (de) 1976-10-07
FR116049A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR2304963B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1979-06-01
DE2610411C2 (de) 1985-07-11
JPS5413344B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1979-05-30
FR2304963A1 (fr) 1976-10-15
JPS51114041A (en) 1976-10-07

Similar Documents

Publication Publication Date Title
GB1484235A (en) Memory control logic systems
EP0090638A2 (en) Cache memory systems
US3668644A (en) Failsafe memory system
EP0095033B1 (en) Set associative sector cache
US4255808A (en) Hard or soft cell failure differentiator
US4322795A (en) Cache memory utilizing selective clearing and least recently used updating
US3803560A (en) Technique for detecting memory failures and to provide for automatically for reconfiguration of the memory modules of a memory system
US4525777A (en) Split-cycle cache system with SCU controlled cache clearing during cache store access period
US3436734A (en) Error correcting and repairable data processing storage system
US5553263A (en) Cache memory system with fault tolerance having concurrently operational cache controllers processing disjoint groups of memory
US4527238A (en) Cache with independent addressable data and directory arrays
US3983537A (en) Reliability of random access memory systems
US5142540A (en) Multipart memory apparatus with error detection
EP0105402B1 (en) Memory address permutation apparatus
US3599146A (en) Memory addressing failure detection
EP0380853A2 (en) Write back buffer with error correcting capabilities
EP1087296B1 (en) Word width selection for SRAM cache
EP0689695B1 (en) Fault tolerant memory system
GB1370219A (en) Virtual storage system
US3984818A (en) Paging in hierarchical memory systems
US5060188A (en) System using registers for maintaining data address and class information from previous module accesses for predictive memory module selection
US5014240A (en) Semiconductor memory device
EP0242595B1 (en) Error detection using variable field parity checking
EP0549218B1 (en) A memory apparatus and method for use in a data processing system
US4493033A (en) Dual port cache with interleaved read accesses during alternate half-cycles and simultaneous writing

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee