BRPI0920720A2 - dispositivo e método de deslocamento cíclico, dispositivo de decodificação de ldpc, receptor de televisão, e, sistema de recepção. - Google Patents

dispositivo e método de deslocamento cíclico, dispositivo de decodificação de ldpc, receptor de televisão, e, sistema de recepção.

Info

Publication number
BRPI0920720A2
BRPI0920720A2 BRPI0920720A BRPI0920720A BRPI0920720A2 BR PI0920720 A2 BRPI0920720 A2 BR PI0920720A2 BR PI0920720 A BRPI0920720 A BR PI0920720A BR PI0920720 A BRPI0920720 A BR PI0920720A BR PI0920720 A2 BRPI0920720 A2 BR PI0920720A2
Authority
BR
Brazil
Prior art keywords
television receiver
receiving system
ldpc decoding
cyclic displacement
decoding device
Prior art date
Application number
BRPI0920720A
Other languages
English (en)
Inventor
Takashi Yokokawa
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of BRPI0920720A2 publication Critical patent/BRPI0920720A2/pt

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/116Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/762Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data having at least two separately controlled rearrangement levels, e.g. multistage interconnection networks
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105Decoding
    • H03M13/1131Scheduling of bit node or check node processing
    • H03M13/1137Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/116Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/116Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1168Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices wherein the sub-matrices have column and row weights greater than one, e.g. multi-diagonal sub-matrices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65Purpose and implementation aspects
    • H03M13/6508Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6519Support of multiple transmission or communication standards
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/015Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising having at least two separately controlled shifting levels, e.g. using shifting matrices

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Multimedia (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Error Detection And Correction (AREA)
BRPI0920720A 2008-10-08 2009-10-08 dispositivo e método de deslocamento cíclico, dispositivo de decodificação de ldpc, receptor de televisão, e, sistema de recepção. BRPI0920720A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2008261504A JP5320964B2 (ja) 2008-10-08 2008-10-08 サイクリックシフト装置、サイクリックシフト方法、ldpc復号装置、テレビジョン受像機、及び、受信システム
PCT/JP2009/067529 WO2010041700A1 (ja) 2008-10-08 2009-10-08 サイクリックシフト装置、サイクリックシフト方法、ldpc復号装置、テレビジョン受像機、及び、受信システム

Publications (1)

Publication Number Publication Date
BRPI0920720A2 true BRPI0920720A2 (pt) 2015-12-29

Family

ID=42100648

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0920720A BRPI0920720A2 (pt) 2008-10-08 2009-10-08 dispositivo e método de deslocamento cíclico, dispositivo de decodificação de ldpc, receptor de televisão, e, sistema de recepção.

Country Status (8)

Country Link
US (1) US8612835B2 (pt)
EP (1) EP2333961B1 (pt)
JP (1) JP5320964B2 (pt)
CN (1) CN102171936B (pt)
BR (1) BRPI0920720A2 (pt)
RU (1) RU2480905C2 (pt)
TW (1) TWI433470B (pt)
WO (1) WO2010041700A1 (pt)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2009034517A2 (en) * 2007-09-10 2009-03-19 St-Nxp Wireless (Holding) Ag Electronic device, barrel shifter unit and method of barrel shifting
CN102480336B (zh) * 2010-11-30 2014-04-09 中国科学院微电子研究所 一种准循环低密度奇偶校验码的通用快速译码协处理器
US8713398B2 (en) * 2011-03-22 2014-04-29 Nec Corporation Error correct coding device, error correct coding method, and error correct coding program
US9772958B2 (en) * 2011-10-31 2017-09-26 Hewlett Packard Enterprise Development Lp Methods and apparatus to control generation of memory access requests
US8707123B2 (en) * 2011-12-30 2014-04-22 Lsi Corporation Variable barrel shifter
CN102708916A (zh) * 2012-04-16 2012-10-03 东莞市泰斗微电子科技有限公司 一种地址跳转输出装置和方法
KR102068030B1 (ko) 2012-12-11 2020-01-20 삼성전자 주식회사 메모리 컨트롤러 및 그 동작방법
US9524261B2 (en) * 2012-12-21 2016-12-20 Apple Inc. Credit lookahead mechanism
US20140325303A1 (en) * 2013-04-30 2014-10-30 Lsi Corporation Systems and Methods for Protected Data Encoding
KR102240220B1 (ko) * 2013-05-02 2021-04-13 소니 주식회사 데이터 처리 장치 및 데이터 처리 방법
WO2014178299A1 (ja) * 2013-05-02 2014-11-06 ソニー株式会社 データ処理装置、及びデータ処理方法
BR112015027135B1 (pt) * 2013-05-02 2022-02-15 Sony Corporation Dispositivo e método de processamento de dados
KR101476051B1 (ko) * 2013-09-06 2014-12-23 세종대학교산학협력단 Ldpc 엔코더 및 그의 동작 방법
CN105531937A (zh) * 2013-09-20 2016-04-27 索尼公司 数据处理装置和数据处理方法
WO2015072145A1 (ja) * 2013-11-15 2015-05-21 日本放送協会 符号化器、復号器、送信装置及び受信装置
JP6327605B2 (ja) 2014-02-10 2018-05-23 パナソニックIpマネジメント株式会社 可変シフタ、ldpc復号器、及びデータシフト方法
KR20150137430A (ko) * 2014-05-29 2015-12-09 삼성전자주식회사 통신 시스템에서 비-이진 ldpc 부호를 복호화하는 방법 및 장치
US9413390B1 (en) * 2014-07-16 2016-08-09 Xilinx, Inc. High throughput low-density parity-check (LDPC) decoder via rescheduling
CA2864630C (en) * 2014-08-14 2017-05-30 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 4/15, and low density parity check encoding method using the same
US9595977B2 (en) * 2014-09-29 2017-03-14 Apple Inc. LDPC decoder with efficient circular shifters
CN107567639B (zh) * 2015-07-09 2021-09-10 惠普发展公司,有限责任合伙企业 多维循环符号
RU2613533C1 (ru) * 2016-02-08 2017-03-16 Федеральное государственное автономное образовательное учреждение высшего профессионального образования "Национальный исследовательский ядерный университет "МИФИ" (НИЯУ МИФИ) Устройство сдвига
US10128869B2 (en) 2016-05-17 2018-11-13 Apple Inc. Efficient convergence in iterative decoding
JP6885025B2 (ja) * 2016-11-18 2021-06-09 ソニーグループ株式会社 送信装置、及び、送信方法
RU2667772C1 (ru) * 2017-05-05 2018-09-24 Хуавэй Текнолоджиз Ко., Лтд. Способ и устройство обработки информации и устройство связи
CN109217878B (zh) * 2017-06-30 2021-09-14 重庆软维科技有限公司 一种数据处理装置及方法
KR102395537B1 (ko) * 2017-08-18 2022-05-10 에스케이하이닉스 주식회사 H 행렬 생성 회로, 그것의 동작 방법 및 그것에 의해 생성된 h 행렬을 사용하는 에러 정정 회로
US10484012B1 (en) * 2017-08-28 2019-11-19 Xilinx, Inc. Systems and methods for decoding quasi-cyclic (QC) low-density parity-check (LDPC) codes
US10727869B1 (en) 2018-03-28 2020-07-28 Xilinx, Inc. Efficient method for packing low-density parity-check (LDPC) decode operations
US11108410B1 (en) 2018-08-24 2021-08-31 Xilinx, Inc. User-programmable LDPC decoder
TWI677878B (zh) * 2018-10-12 2019-11-21 慧榮科技股份有限公司 編碼器及相關的編碼方法與快閃記憶體控制器
CN109756231B (zh) * 2018-12-27 2023-01-31 北京思朗科技有限责任公司 循环移位处理装置及方法
US10877729B2 (en) 2019-01-31 2020-12-29 Hong Kong Applied Science And Technology Research Institute Co., Ltd. Reconfigurable segmented scalable shifter
US10826529B2 (en) * 2019-01-31 2020-11-03 Hong Kong Applied Science And Technology Research Institute Co., Ltd. Parallel LDPC decoder
CN109891756B (zh) * 2019-01-31 2023-03-28 香港应用科技研究院有限公司 可重置分段可缩放移位器
JP7051024B2 (ja) * 2020-02-27 2022-04-08 三菱電機株式会社 復号方法、復号装置、制御回路およびプログラム記憶媒体
US11575390B2 (en) 2021-07-02 2023-02-07 Hong Kong Applied Science and Technology Research Insitute Co., Ltd. Low-latency segmented quasi-cyclic low-density parity-check (QC-LDPC) decoder
US20230342110A1 (en) * 2022-04-20 2023-10-26 L3Harris Technologies, Inc. Variable width barrel shifter
CN115658145B (zh) * 2022-12-13 2023-03-28 摩尔线程智能科技(北京)有限责任公司 数据循环移位方法和电路、以及芯片

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6145108A (en) * 1997-09-04 2000-11-07 Conexant Systems, Inc. Retransmission packet capture system within a wireless multiservice communications environment
US6539515B1 (en) * 1999-11-24 2003-03-25 Koninklijke Philips Electronics N.V. Accelerated Reed-Solomon error correction
US7162684B2 (en) * 2003-01-27 2007-01-09 Texas Instruments Incorporated Efficient encoder for low-density-parity-check codes
JP4224777B2 (ja) * 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
JP4225163B2 (ja) * 2003-05-13 2009-02-18 ソニー株式会社 復号装置および復号方法、並びにプログラム
KR100809619B1 (ko) * 2003-08-26 2008-03-05 삼성전자주식회사 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법
JP4907908B2 (ja) 2005-06-29 2012-04-04 ルネサスエレクトロニクス株式会社 駆動回路及び表示装置
US7724772B2 (en) * 2007-02-21 2010-05-25 National Chiao Tung University Method and apparatus for switching data in communication system
FR2914447B1 (fr) * 2007-03-28 2009-06-26 St Microelectronics Sa Dispositif electronique de decalage de donnees en particulier pour du codage/decodage avec un code ldpc
JP4487213B2 (ja) * 2007-10-19 2010-06-23 ソニー株式会社 復号装置および方法、並びにプログラム
US9356623B2 (en) * 2008-11-26 2016-05-31 Avago Technologies General Ip (Singapore) Pte. Ltd. LDPC decoder variable node units having fewer adder stages

Also Published As

Publication number Publication date
WO2010041700A1 (ja) 2010-04-15
TW201015873A (en) 2010-04-16
JP5320964B2 (ja) 2013-10-23
RU2480905C2 (ru) 2013-04-27
JP2010093541A (ja) 2010-04-22
EP2333961A4 (en) 2013-03-06
EP2333961B1 (en) 2015-09-16
RU2011112695A (ru) 2012-10-10
TWI433470B (zh) 2014-04-01
US8612835B2 (en) 2013-12-17
CN102171936A (zh) 2011-08-31
US20110191650A1 (en) 2011-08-04
CN102171936B (zh) 2014-02-26
EP2333961A1 (en) 2011-06-15

Similar Documents

Publication Publication Date Title
BRPI0920720A2 (pt) dispositivo e método de deslocamento cíclico, dispositivo de decodificação de ldpc, receptor de televisão, e, sistema de recepção.
BRPI1006063A2 (pt) métodos de transmissão e recepção de de imagem, aparelhos de transmissão e recepção de imagem, e, sistema de transmissão de imagem.
BRPI0808050A2 (pt) Método de transmissão, sistema de transmissão, dispositivo de transmissão e dispositivo de recepção.
BRPI1016144A2 (pt) aparelho, método e sistema de comunicação.
BRPI0920525A2 (pt) método, dispositivo e sistema de comunicação
BRPI1014840A2 (pt) método, sistema e dispositivo para transmitir dados de vídeo.
BRPI0906353A2 (pt) Sistema de comunicação móvel, dispositivo de recepção e método
BRPI1106068A2 (pt) dispositivo de recepção, e, sistema de cãmera.
BRPI0813914A2 (pt) Sistema, e, método.
BRPI0902888A2 (pt) Aparelhos de transmissão e de recepção, e, sistema e método de conversão de taxa de quadro
BRPI1012125A2 (pt) sistema, método e aparelho para inserção de sensor.
BRPI0913944A2 (pt) aparelho sensor / emissor, sistema e método
BRPI1006119A2 (pt) aparelho de transmissão, método de transmissão, sistema de comunicação, e método de comunicação
BR112012003431A2 (pt) sistema de backup remoto de dados, e método de backup remoto de dados.
BRPI0813321A2 (pt) Sistema e método de comunicação, dispoditivo de transmissão, programa, dispositivo de recepção, e, cabo de comunicação.
BR112012000658A2 (pt) método, dispositivo e sistema de derivação de chave
BRPI1012268A2 (pt) dispositivo de iluminação, dispositivo de exibição e receptor de televisão.
BRPI0918996A2 (pt) equipamento, sistema, e método.
BRPI1012267A2 (pt) dispositivo de iluminação, dispositivo de exibição e receptor de televisão.
BRPI1012271A2 (pt) dispositivo de iluminação, dispositivo de exibição e receptor de televisão.
BRPI0810190A2 (pt) Sistema, e, método.
BRPI0916629A2 (pt) sistema de comunicacoes sem uso de fios, transmissor e receptor
BR112012000293A2 (pt) dispositivo e iluminação, dispositivo de vídeo e receptor de televisão.
BRPI0908545A2 (pt) sistema de comunicação móvel, dispositivo de transmissão, dispositivo de recepção, e método
BRPI0922605A2 (pt) sistema de copmunicação sem fio, aparelho de transmissão sem fio, aparelho de recepção sem fio, método de transmissão sem fio e método de recepção sem fio

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]
B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: EM VIRTUDE DO ARQUIVAMENTO PUBLICADO NA RPI 2483 DE 07-08-2018 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDO O ARQUIVAMENTO DO PEDIDO DE PATENTE, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.