BRPI0911368A2 - organização de armazenamento temporário adaptativo para multiprocessadores de chip - Google Patents

organização de armazenamento temporário adaptativo para multiprocessadores de chip

Info

Publication number
BRPI0911368A2
BRPI0911368A2 BRPI0911368A BRPI0911368A BRPI0911368A2 BR PI0911368 A2 BRPI0911368 A2 BR PI0911368A2 BR PI0911368 A BRPI0911368 A BR PI0911368A BR PI0911368 A BRPI0911368 A BR PI0911368A BR PI0911368 A2 BRPI0911368 A2 BR PI0911368A2
Authority
BR
Brazil
Prior art keywords
staging
adaptive
organization
chip multiprocessors
multiprocessors
Prior art date
Application number
BRPI0911368A
Other languages
English (en)
Inventor
Kumar Akhilesh
Chou Ching-Tsun
T Schoinas Ioannis
Cherukuri Naveen
Park Seungjoon
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of BRPI0911368A2 publication Critical patent/BRPI0911368A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication
    • G06F9/544—Buffers; Shared memory; Pipes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/40—Wormhole routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2425—Traffic characterised by specific attributes, e.g. priority or QoS for supporting services specification, e.g. SLA
    • H04L47/2433—Allocation of priorities to traffic types
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/33—Flow control; Congestion control using forward notification
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
BRPI0911368A 2008-04-02 2009-03-31 organização de armazenamento temporário adaptativo para multiprocessadores de chip BRPI0911368A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/061,302 US8223650B2 (en) 2008-04-02 2008-04-02 Express virtual channels in a packet switched on-chip interconnection network
PCT/US2009/038886 WO2009146027A1 (en) 2008-04-02 2009-03-31 Adaptive cache organization for chip multiprocessors

Publications (1)

Publication Number Publication Date
BRPI0911368A2 true BRPI0911368A2 (pt) 2017-02-07

Family

ID=41133227

Family Applications (2)

Application Number Title Priority Date Filing Date
BRPI0911376A BRPI0911376A2 (pt) 2008-04-02 2009-03-31 canais virtuais expressos em uma rede de interconexão em chip comutada por pacote
BRPI0911368A BRPI0911368A2 (pt) 2008-04-02 2009-03-31 organização de armazenamento temporário adaptativo para multiprocessadores de chip

Family Applications Before (1)

Application Number Title Priority Date Filing Date
BRPI0911376A BRPI0911376A2 (pt) 2008-04-02 2009-03-31 canais virtuais expressos em uma rede de interconexão em chip comutada por pacote

Country Status (9)

Country Link
US (2) US8223650B2 (pt)
JP (2) JP5335892B2 (pt)
KR (1) KR101170262B1 (pt)
CN (2) CN101978659B (pt)
BR (2) BRPI0911376A2 (pt)
DE (2) DE112009000834B4 (pt)
GB (1) GB2470878B (pt)
RU (1) RU2487401C2 (pt)
WO (2) WO2009146025A2 (pt)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8223650B2 (en) 2008-04-02 2012-07-17 Intel Corporation Express virtual channels in a packet switched on-chip interconnection network
US8539130B2 (en) * 2009-09-24 2013-09-17 Nvidia Corporation Virtual channels for effective packet transfer
US9015448B2 (en) 2010-06-17 2015-04-21 Advanced Micro Devices, Inc. Message broadcast with router bypassing
WO2012120769A1 (ja) * 2011-03-09 2012-09-13 パナソニック株式会社 中継装置、中継装置の制御方法、およびプログラム
CN102437953B (zh) * 2011-12-14 2014-07-30 清华大学 片上网络中的低功耗自适应路由方法
WO2013095665A1 (en) * 2011-12-23 2013-06-27 Intel Corporation Tracking distributed execution on on-chip multinode networks without a centralized mechanism
US9608922B2 (en) * 2011-12-23 2017-03-28 Intel Corporation Traffic control on an on-chip network
US9647921B2 (en) 2012-08-07 2017-05-09 Qualcomm Incorporated Statistics and failure detection in a network on a chip (NoC) network
CN103383671A (zh) * 2013-02-26 2013-11-06 西安交通大学 一种基于片上网络的dram通讯优化方法
US9166687B2 (en) * 2013-03-28 2015-10-20 Cisco Technology, Inc. Method and apparatus for using credits to determine cable length
US10193827B2 (en) 2013-08-13 2019-01-29 Dean Michael Ancajas Hot carrier injection tolerant network on chip router architecture
US20150049758A1 (en) * 2013-08-13 2015-02-19 Utah State University Hot carrier injection tolerant network on chip router architecture
CN105706403B (zh) * 2013-09-12 2019-01-08 英派尔科技开发有限公司 片上网络与片上网络中发送数据的方法
US9602587B2 (en) * 2014-06-26 2017-03-21 Altera Corporation Multiple plane network-on-chip with master/slave inter-relationships
WO2016109105A1 (en) * 2014-12-29 2016-07-07 Oracle International Corporation System and method for supporting efficient virtual output queue (voq) packet flushing scheme in a networking device
CN104636085B (zh) * 2015-01-27 2017-10-03 北京理工大学 一种片上网络消息缓冲区的存储管理模块
US9658675B1 (en) 2015-02-19 2017-05-23 Amazon Technologies, Inc. Achieving power saving by a circuit including pluralities of processing cores based on status of the buffers used by the processing cores
US9658676B1 (en) * 2015-02-19 2017-05-23 Amazon Technologies, Inc. Sending messages in a network-on-chip and providing a low power state for processing cores
CN105991428B (zh) * 2015-03-05 2020-11-10 中兴通讯股份有限公司 交换机路由冲突的处理方法及装置
CN104683242B (zh) * 2015-03-15 2018-05-25 西安电子科技大学 一种二维片上网络的拓扑结构以及路由方法
US10255190B2 (en) * 2015-12-17 2019-04-09 Advanced Micro Devices, Inc. Hybrid cache
US20190199633A1 (en) * 2017-12-27 2019-06-27 Futurewei Technologies, Inc. Method and apparatus for forwarding in information centric networking
US11502934B2 (en) * 2018-08-21 2022-11-15 The George Washington Univesity EZ-pass: an energy performance-efficient power-gating router architecture for scalable on-chip interconnect architecture
CN110049104A (zh) * 2019-03-15 2019-07-23 佛山市顺德区中山大学研究院 基于分层片上互连网络的混合缓存方法、系统及存储介质
US11386031B2 (en) * 2020-06-05 2022-07-12 Xilinx, Inc. Disaggregated switch control path with direct-attached dispatch
US11757798B2 (en) 2020-12-28 2023-09-12 Arteris, Inc. Management of a buffered switch having virtual channels for data transmission within a network

Family Cites Families (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2563819B2 (ja) * 1988-03-04 1996-12-18 日本電信電話株式会社 優先制御方法
US5875464A (en) * 1991-12-10 1999-02-23 International Business Machines Corporation Computer system with private and shared partitions in cache
US5388101A (en) * 1992-10-26 1995-02-07 Eon Corporation Interactive nationwide data service communication system for stationary and mobile battery operated subscriber units
JPH0816470A (ja) * 1994-07-04 1996-01-19 Hitachi Ltd 並列計算機
JP3224963B2 (ja) * 1994-08-31 2001-11-05 株式会社東芝 ネットワーク接続装置及びパケット転送方法
JPH08256154A (ja) * 1995-03-17 1996-10-01 Nec Corp Ａｔｍのセルバッファ制御方法
US6055618A (en) * 1995-10-31 2000-04-25 Cray Research, Inc. Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel
US6285679B1 (en) * 1997-08-22 2001-09-04 Avici Systems, Inc. Methods and apparatus for event-driven routing
US6009488A (en) * 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US20020150056A1 (en) * 1998-05-15 2002-10-17 Martin Abadi Method for avoiding broadcast deadlocks in a mesh-connected network
US6973455B1 (en) * 1999-03-03 2005-12-06 Emc Corporation File server system providing direct data sharing between clients with a server acting as an arbiter and coordinator
US6338123B2 (en) * 1999-03-31 2002-01-08 International Business Machines Corporation Complete and concise remote (CCR) directory
US6751190B1 (en) * 1999-05-18 2004-06-15 Cisco Technology, Inc. Multihop nested tunnel restoration
US6674720B1 (en) * 1999-09-29 2004-01-06 Silicon Graphics, Inc. Age-based network arbitration system and method
JP2001156798A (ja) * 1999-11-29 2001-06-08 Hitachi Ltd Ｖｃ切替え方法およびａｔｍ交換機
US20020146022A1 (en) * 2000-05-31 2002-10-10 Van Doren Stephen R. Credit-based flow control technique in a modular multiprocessor system
US20010049742A1 (en) * 2000-05-31 2001-12-06 Steely Simon C. Low order channel flow control for an interleaved multiblock resource
US6842826B1 (en) * 2000-06-07 2005-01-11 International Business Machines Incorporated Method and apparatus for providing efficient management of least recently used (LRU) algorithm insertion points corresponding to defined times-in-cache
JP2002057710A (ja) * 2000-08-11 2002-02-22 Nippon Telegr & Teleph Corp <Ntt> ショートカットパス経路選択方法
JP2002169787A (ja) * 2000-11-30 2002-06-14 Matsushita Electric Ind Co Ltd 複数のプロセッサ部を含む半導体装置
US6907490B2 (en) * 2000-12-13 2005-06-14 Intel Corporation Method and an apparatus for a re-configurable processor
EP1370967A4 (en) * 2001-02-24 2009-10-21 Ibm OPTIMIZED RESIZING NETWORK SWITCH
US6711662B2 (en) * 2001-03-29 2004-03-23 Intel Corporation Multiprocessor cache coherence management
US7126921B2 (en) * 2001-05-14 2006-10-24 Tropic Networks Inc. Packet network providing fast distribution of node related information and a method therefor
JP2002342163A (ja) * 2001-05-15 2002-11-29 Fujitsu Ltd マルチスレッドプロセッサ用キャッシュ制御方式
US6757755B2 (en) * 2001-10-15 2004-06-29 Advanced Micro Devices, Inc. Peripheral interface circuit for handling graphics responses in an I/O node of a computer system
US6807599B2 (en) * 2001-10-15 2004-10-19 Advanced Micro Devices, Inc. Computer system I/O node for connection serially in a chain to a host
JP3679374B2 (ja) * 2002-03-06 2005-08-03 日本電信電話株式会社 ノードおよび光パスネットワークおよびプログラムおよび記録媒体
WO2003088048A1 (en) * 2002-04-08 2003-10-23 University Of Texas System Non-uniform cache apparatus, systems, and methods
JP3678715B2 (ja) * 2002-04-24 2005-08-03 エヌイーシーコンピュータテクノ株式会社 分散共有メモリ型マルチプロセッサシステム及びそれに用いるタグ制御方法
US7096323B1 (en) * 2002-09-27 2006-08-22 Advanced Micro Devices, Inc. Computer system with processor cache that stores remote cache presence information
JP2004248085A (ja) * 2003-02-14 2004-09-02 Kyocera Corp 経路決定方法および経路決定装置
US7433316B2 (en) * 2003-02-20 2008-10-07 Hewlett-Packard Development Company, L.P. Summarizing nodes in route propagation in auxiliary network for P2P overlay networks
US7957428B2 (en) * 2004-05-21 2011-06-07 Intel Corporation Methods and apparatuses to effect a variable-width link
US20060080461A1 (en) * 2004-06-02 2006-04-13 Wilcox Jeffrey R Packet exchange for controlling system power modes
US7558920B2 (en) * 2004-06-30 2009-07-07 Intel Corporation Apparatus and method for partitioning a shared cache of a chip multi-processor
US7287122B2 (en) * 2004-10-07 2007-10-23 International Business Machines Corporation Data replication in multiprocessor NUCA systems to reduce horizontal cache thrashing
US8098571B2 (en) * 2004-10-28 2012-01-17 Alcatel Lucent Stack manager protocol with automatic set up mechanism
US20060248287A1 (en) * 2005-04-29 2006-11-02 Ibm Corporation Methods and arrangements for reducing latency and snooping cost in non-uniform cache memory architectures
US20070143546A1 (en) * 2005-12-21 2007-06-21 Intel Corporation Partitioned shared cache
JP4572169B2 (ja) * 2006-01-26 2010-10-27 エヌイーシーコンピュータテクノ株式会社 マルチプロセッサシステム及びその動作方法
US7571285B2 (en) * 2006-07-21 2009-08-04 Intel Corporation Data classification in shared cache of multiple-core processor
US7773617B2 (en) * 2006-11-08 2010-08-10 Sicortex, Inc. System and method for arbitration for virtual channels to prevent livelock in a richly-connected multi-processor computer system
US8014387B2 (en) * 2007-08-27 2011-09-06 International Business Machines Corporation Providing a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architecture
US8223650B2 (en) 2008-04-02 2012-07-17 Intel Corporation Express virtual channels in a packet switched on-chip interconnection network

Also Published As

Publication number Publication date
WO2009146025A2 (en) 2009-12-03
BRPI0911376A2 (pt) 2018-03-20
GB2470878B (en) 2013-03-20
CN101978659A (zh) 2011-02-16
US20130070763A1 (en) 2013-03-21
CN103501285B (zh) 2015-07-22
WO2009146027A1 (en) 2009-12-03
KR20100134004A (ko) 2010-12-22
JP5335892B2 (ja) 2013-11-06
CN103501285A (zh) 2014-01-08
JP2011517903A (ja) 2011-06-16
DE112009000834T5 (de) 2011-04-28
US8223650B2 (en) 2012-07-17
JP5201514B2 (ja) 2013-06-05
KR101170262B1 (ko) 2012-08-01
RU2487401C2 (ru) 2013-07-10
GB2470878A (en) 2010-12-08
US9391913B2 (en) 2016-07-12
US20090252171A1 (en) 2009-10-08
CN101978659B (zh) 2013-11-06
JP2011511989A (ja) 2011-04-14
DE112009000834B4 (de) 2017-05-24
RU2010139595A (ru) 2012-04-10
WO2009146025A3 (en) 2010-03-18
DE112009000836T5 (de) 2011-04-28
GB201017257D0 (en) 2010-11-24

Similar Documents

Publication Publication Date Title
BRPI0911368A2 (pt) organização de armazenamento temporário adaptativo para multiprocessadores de chip
CY2020024I2 (el) Αναστολεiς βητα-λακταμασων
CY2017016I1 (el) Αναστολεις πρωτεασωματος
BRPI0820153A2 (pt) Aperfeiçoamento de ação direta para rifles
PT2813570T (pt) Resumo
PT2173888T (pt) Resumo
EP2266026A4 (en) EFFICIENT DETERMINIST MULTIPLE PROCESSING
PT3045471T (pt) Resumo
BRPI0908158A2 (pt) Emissor
DE502008000295D1 (de) Nockenwelle
EP2282708A4 (en) DRESSING
HRP20170963T1 (hr) Modificirani saharidi
EP2315564A4 (en) WOUND DRESSING
FIC20240018I1 (fi) Vamoroloni
BRPI0918564A2 (pt) inibidores
DE112009000964A5 (de) Tampon
BRPI0807281A2 (pt) Reduzindo os efeitos colaterais de tramadol
IT1393670B1 (it) Dispositivo di timbratura
DE112009005530A5 (de) Dämpfungsmechanismus
BRPI0924281A2 (pt) dispositivo de amortecimento para componentes planos
BRPI0913033A2 (pt) projeto de pad para mram-stt
BRPI0812105A2 (pt) Neramexano para o tratamento de nistagmo
ES1064720Y (es) Guia para persiana
ES1065835Y (es) Caperuza para cetreria
EP2202304A4 (en) MODIFIED CREATININE AMIDOHYDROLASE

Legal Events

Date Code Title Description
B15I Others concerning applications: loss of priority
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]
B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]