BR9801419A - Aparelho e método para encaminhamento de instruções de armazenamento com maior probabilidade de encaminhamento - Google Patents

Aparelho e método para encaminhamento de instruções de armazenamento com maior probabilidade de encaminhamento

Info

Publication number
BR9801419A
BR9801419A BR9801419A BR9801419A BR9801419A BR 9801419 A BR9801419 A BR 9801419A BR 9801419 A BR9801419 A BR 9801419A BR 9801419 A BR9801419 A BR 9801419A BR 9801419 A BR9801419 A BR 9801419A
Authority
BR
Brazil
Prior art keywords
instruction
processor
forwards
floating point
store
Prior art date
Application number
BR9801419A
Other languages
English (en)
Inventor
Christopher Hans Olson
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9801419A publication Critical patent/BR9801419A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Supplying Of Containers To The Packaging Station (AREA)
  • Container Filling Or Packaging Operations (AREA)
  • Control Of Multiple Motors (AREA)
  • Vending Machines For Individual Products (AREA)
  • Image Analysis (AREA)
BR9801419A 1997-04-21 1998-04-22 Aparelho e método para encaminhamento de instruções de armazenamento com maior probabilidade de encaminhamento BR9801419A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/845,093 US5878242A (en) 1997-04-21 1997-04-21 Method and system for forwarding instructions in a processor with increased forwarding probability

Publications (1)

Publication Number Publication Date
BR9801419A true BR9801419A (pt) 1999-05-11

Family

ID=25294381

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9801419A BR9801419A (pt) 1997-04-21 1998-04-22 Aparelho e método para encaminhamento de instruções de armazenamento com maior probabilidade de encaminhamento

Country Status (6)

Country Link
US (1) US5878242A (pt)
EP (1) EP0874308B1 (pt)
KR (1) KR19980079726A (pt)
AT (1) ATE245289T1 (pt)
BR (1) BR9801419A (pt)
DE (1) DE69816361D1 (pt)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0622930A3 (en) * 1993-03-19 1996-06-05 At & T Global Inf Solution Division of applications for computer arrangement with collaboration.
US6662210B1 (en) 1997-03-31 2003-12-09 Ncr Corporation Method of remote collaboration system
US6581155B1 (en) * 1999-08-25 2003-06-17 National Semiconductor Corporation Pipelined, superscalar floating point unit having out-of-order execution capability and processor employing the same
US6859873B2 (en) * 2001-06-08 2005-02-22 Infineon Technologies Ag Variable length instruction pipeline
US20030065909A1 (en) * 2001-09-28 2003-04-03 Jourdan Stephan J. Deferral of dependent loads until after execution of colliding stores
US7900023B2 (en) * 2004-12-16 2011-03-01 Intel Corporation Technique to enable store forwarding during long latency instruction execution
US7188233B2 (en) * 2005-02-09 2007-03-06 International Business Machines Corporation System and method for performing floating point store folding
US7502029B2 (en) * 2006-01-17 2009-03-10 Silicon Integrated Systems Corp. Instruction folding mechanism, method for performing the same and pixel processing system employing the same
US7836282B2 (en) * 2007-12-20 2010-11-16 International Business Machines Corporation Method and apparatus for performing out of order instruction folding and retirement

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2506498B1 (fr) * 1981-05-22 1986-03-07 Commissariat Energie Atomique Reacteur nucleaire a neutrons rapides muni de dispositifs d'evacuation de la puissance residuelle
US4872111A (en) * 1986-08-27 1989-10-03 Amdahl Corporation Monolithic semi-custom IC having standard LSI sections and coupling gate array sections
US5067069A (en) * 1989-02-03 1991-11-19 Digital Equipment Corporation Control of multiple functional units with parallel operation in a microcoded execution unit
US5487156A (en) * 1989-12-15 1996-01-23 Popescu; Valeri Processor architecture having independently fetching issuing and updating operations of instructions which are sequentially assigned and stored in order fetched
US5150470A (en) * 1989-12-20 1992-09-22 International Business Machines Corporation Data processing system with instruction queue having tags indicating outstanding data status
CA2045756C (en) * 1990-06-29 1996-08-20 Gregg Bouchard Combined queue for invalidates and return data in multiprocessor system
US5155843A (en) * 1990-06-29 1992-10-13 Digital Equipment Corporation Error transition mode for multi-processor system
JP2834292B2 (ja) * 1990-08-15 1998-12-09 株式会社日立製作所 データ・プロセッサ
JPH04275628A (ja) * 1991-03-01 1992-10-01 Mitsubishi Electric Corp 演算処理装置
JP2908598B2 (ja) * 1991-06-06 1999-06-21 松下電器産業株式会社 情報処理装置
JP3544214B2 (ja) * 1992-04-29 2004-07-21 サン・マイクロシステムズ・インコーポレイテッド プロセッサの状態を監視する方法及び監視システム
JP2549256B2 (ja) * 1992-12-01 1996-10-30 インターナショナル・ビジネス・マシーンズ・コーポレイション 浮動小数点プロセッサへデータを転送する方法及び装置
US5628021A (en) * 1992-12-31 1997-05-06 Seiko Epson Corporation System and method for assigning tags to control instruction processing in a superscalar processor
US5694564A (en) * 1993-01-04 1997-12-02 Motorola, Inc. Data processing system a method for performing register renaming having back-up capability
US5467473A (en) * 1993-01-08 1995-11-14 International Business Machines Corporation Out of order instruction load and store comparison
US5434987A (en) * 1993-09-21 1995-07-18 Intel Corporation Method and apparatus for preventing incorrect fetching of an instruction of a self-modifying code sequence with dependency on a bufered store
US5724536A (en) * 1994-01-04 1998-03-03 Intel Corporation Method and apparatus for blocking execution of and storing load operations during their execution
US5574927A (en) * 1994-03-25 1996-11-12 International Meta Systems, Inc. RISC architecture computer configured for emulation of the instruction set of a target computer
US5621896A (en) * 1994-06-01 1997-04-15 Motorola, Inc. Data processor with unified store queue permitting hit under miss memory accesses
US5481693A (en) * 1994-07-20 1996-01-02 Exponential Technology, Inc. Shared register architecture for a dual-instruction-set CPU
US5708837A (en) * 1995-06-30 1998-01-13 International Business Machines Corporation Method and apparatus for register renaming in a computer system using a separate arithmetic available queue
US5678016A (en) * 1995-08-08 1997-10-14 International Business Machines Corporation Processor and method for managing execution of an instruction which determine subsequent to dispatch if an instruction is subject to serialization
US5671383A (en) * 1995-10-04 1997-09-23 Intel Corporation Register renaming in a superscalar microprocessor utilizing local and global renamer devices

Also Published As

Publication number Publication date
EP0874308B1 (en) 2003-07-16
US5878242A (en) 1999-03-02
ATE245289T1 (de) 2003-08-15
MX9803108A (es) 1998-11-30
EP0874308A2 (en) 1998-10-28
DE69816361D1 (de) 2003-08-21
KR19980079726A (ko) 1998-11-25
EP0874308A3 (en) 2001-01-24

Similar Documents

Publication Publication Date Title
ES2515765T3 (es) Sistema para facilitar el examen patológico de una lesión en el tejido
ATE412213T1 (de) Entkoppeltes abrufen und ausführen von befehlen mit statischer verzweigungsvorhersage
BR9801419A (pt) Aparelho e método para encaminhamento de instruções de armazenamento com maior probabilidade de encaminhamento
EP1548576A3 (en) Method and apparatus for executing instructions that reference registers in a stack and in a non-stack manner
TW200500859A (en) Memory command handler for use in an image signal processor having a data driven architecture
DE3382305D1 (de) Sonderinstruktionsverarbeitungseinheit fuer datenverarbeitungssystem.
HK1072989A1 (en) Method, processor and system for performing operation of data according to instruction
ATE185205T1 (de) Risc mikroprozessorarchitektur mit mehrere registersätze von unterschiedlichen typen
SE9601685D0 (sv) Arrangement and method relating to instruction processing
DE69429226D1 (de) Absendung von Befehlen an mehrere Verarbeitungseinheiten
ATE183835T1 (de) Multiprozessorsystem
BR9814779B1 (pt) mÉtodo para controlar acesso a software na armazenagem e sistema para permitir ter acesso controlado ao software em um computador tendo um processador para executar um sistema de operaÇço e dispositivo de armazenagem acessÍvel pelo processador.
FI960190A (fi) Laite palkin tuessa
ATE10401T1 (de) Datenverarbeitungssystem mit vorrichtung zum adressieren interner register.
ES2091779T3 (es) Aparato para el proceso de informaciones y sistema de visualizacion.
ATE212739T1 (de) Ecc-geschützte speicherorganisation mit lese- änderungs-schreib-pipelinezugriff
KR950012207A (ko) 마이크로 프로세서
JPS6432379A (en) Computer
MX171941B (es) Metodo y aparato de linea de produccion, para ejecucion de instrucciones con alto rendimiento
RU99123716A (ru) Способ выполнения операций считывания в мультипроцессорной компьютерной системе
DE69430973D1 (de) Informationsverarbeitungssystem mit einem Cachespeicher und Vorrichtung zur Datenvorausholung
SE9300914D0 (sv) Foerfarande och arrangemang vid ett datorsystem
JPS6429953A (en) Controller for buffer move-in of buffer storage system
MX9207034A (es) Sistema de representacion de imagen por coordenadas globales.
BR0308268A (pt) Método de pré-busca de dados/instruções relacionados com eventos disparados externamente

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 8A E 9A ANUIDADES.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 1928 DE 18/12/2007.