BR9105315A - Circuito de arbitragem para um sistema de meios multiplos e metodos pertinentes - Google Patents

Circuito de arbitragem para um sistema de meios multiplos e metodos pertinentes

Info

Publication number
BR9105315A
BR9105315A BR919105315A BR9105315A BR9105315A BR 9105315 A BR9105315 A BR 9105315A BR 919105315 A BR919105315 A BR 919105315A BR 9105315 A BR9105315 A BR 9105315A BR 9105315 A BR9105315 A BR 9105315A
Authority
BR
Brazil
Prior art keywords
media system
multiple media
arbitration circuit
relevant methods
relevant
Prior art date
Application number
BR919105315A
Other languages
English (en)
Inventor
Gustavo A Suarez
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9105315A publication Critical patent/BR9105315A/pt

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14Display of multiple viewports
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • G09G1/06Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows
    • G09G1/14Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible
    • G09G1/16Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible the pattern of rectangular co-ordinates extending over the whole area of the screen, i.e. television type raster
    • G09G1/165Details of a display terminal using a CRT, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G1/167Details of the interface to the display terminal specific for a CRT
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00Aspects of display data processing
    • G09G2340/12Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels
    • G09G2340/125Overlay of images, i.e. displayed pixel being the result of switching between the corresponding input pixels wherein one of the images is motion video

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Computer Hardware Design (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Studio Circuits (AREA)
BR919105315A 1990-12-11 1991-12-10 Circuito de arbitragem para um sistema de meios multiplos e metodos pertinentes BR9105315A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/626,792 US5175731A (en) 1990-12-11 1990-12-11 Arbitration circuit for a multimedia system

Publications (1)

Publication Number Publication Date
BR9105315A true BR9105315A (pt) 1992-08-25

Family

ID=24511872

Family Applications (1)

Application Number Title Priority Date Filing Date
BR919105315A BR9105315A (pt) 1990-12-11 1991-12-10 Circuito de arbitragem para um sistema de meios multiplos e metodos pertinentes

Country Status (6)

Country Link
US (1) US5175731A (pt)
EP (1) EP0492794B1 (pt)
JP (1) JP2962376B2 (pt)
BR (1) BR9105315A (pt)
CA (1) CA2055037C (pt)
DE (1) DE69116537T2 (pt)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5689657A (en) * 1991-03-30 1997-11-18 Deutsche Itt Industries Gmbh Apparatus and methods for bus arbitration in a multimaster system
JPH06124049A (ja) * 1992-08-28 1994-05-06 Ricoh Co Ltd 画像形成装置
US6107937A (en) * 1995-01-31 2000-08-22 Canon Kabushiki Kaisha Remote control system and method
US5691660A (en) * 1995-11-28 1997-11-25 International Business Machines Corporation Clock synchronization scheme for fractional multiplication systems
FR2778994B1 (fr) * 1998-05-25 2001-08-31 Suisse Electronique Microtech Dispositif de communication entre un reseau neuronal et un systeme utilisateur par l'intermediaire d'un bus
US7384339B2 (en) 2000-10-11 2008-06-10 Igt Frame capture of actual game play
US9626824B2 (en) 2000-10-11 2017-04-18 Igt Game result graphical verification on remote clients
US6918831B2 (en) * 2002-09-13 2005-07-19 Igt Method and apparatus for independently verifying game outcome
US8206215B2 (en) 2006-08-31 2012-06-26 Igt Gaming machine systems and methods with memory efficient historical video re-creation
JP4342578B2 (ja) * 2007-07-24 2009-10-14 株式会社エヌ・ティ・ティ・ドコモ 情報処理装置およびプログラム
US9747658B2 (en) * 2013-09-06 2017-08-29 Apple Inc. Arbitration method for multi-request display pipeline

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3824409A (en) * 1972-06-12 1974-07-16 Massachusetts Inst Technology Arbiter circuits
US4375639A (en) * 1981-01-12 1983-03-01 Harris Corporation Synchronous bus arbiter
US4560985B1 (en) * 1982-05-07 1994-04-12 Digital Equipment Corp Dual-count, round-robin ditributed arbitration technique for serial buses
US4599611A (en) * 1982-06-02 1986-07-08 Digital Equipment Corporation Interactive computer-based information display system
US4498098A (en) * 1982-06-02 1985-02-05 Digital Equipment Corporation Apparatus for combining a video signal with graphics and text from a computer
EP0179936B1 (de) * 1984-10-31 1990-01-03 Ibm Deutschland Gmbh Verfahren und Einrichtung zur Steuerung einer Sammelleitung
US4604743A (en) * 1984-11-21 1986-08-05 North American Philips Corporation Bus structure for an image processor
US4675865A (en) * 1985-10-04 1987-06-23 Northern Telecom Limited Bus interface
US4779089A (en) * 1985-11-27 1988-10-18 Tektronix, Inc. Bus arbitration controller
JPH0746268B2 (ja) * 1986-04-28 1995-05-17 株式会社日立製作所 文字図形表示装置
DE3702220A1 (de) * 1987-01-26 1988-08-04 Pietzsch Ibp Gmbh Verfahren und einrichtung zur darstellung eines gesamtbildes auf einem bildschirm eines bildschirmgeraetes
JPS63199421A (ja) * 1987-02-16 1988-08-17 Toshiba Corp 荷電ビ−ム描画方法
JPH073940B2 (ja) * 1987-11-19 1995-01-18 三菱電機株式会社 アービタ回路
JPH01180626A (ja) * 1988-01-12 1989-07-18 Mitsubishi Electric Corp 優先順位分解器
JP3002471B2 (ja) * 1988-08-19 2000-01-24 株式会社日立製作所 番組配信装置
JPH02163793A (ja) * 1988-12-16 1990-06-25 Matsushita Electric Ind Co Ltd グラフィックス表示装置
JPH0812541B2 (ja) * 1989-01-19 1996-02-07 日本電気株式会社 画像合成表示回路

Also Published As

Publication number Publication date
CA2055037C (en) 1996-06-25
US5175731A (en) 1992-12-29
DE69116537D1 (de) 1996-02-29
DE69116537T2 (de) 1996-08-29
JP2962376B2 (ja) 1999-10-12
EP0492794A3 (en) 1993-03-03
EP0492794B1 (en) 1996-01-17
JPH04291624A (ja) 1992-10-15
EP0492794A2 (en) 1992-07-01
CA2055037A1 (en) 1992-06-12

Similar Documents

Publication Publication Date Title
BR9105310A (pt) Circuito de interface de barramento para um sistema de meios multiplos
BR9105311A (pt) Sistema de meios multiplos
BR9105317A (pt) Arquitetura de barramento para um sistema de meios multiplos
MX9100534A (es) Sistema de vigilancia para tanque
BR9105312A (pt) Circuito processador de sinal analogico de imagem para um sistema de meios multiplos
BR9105833A (pt) Sistema de contencao para agroquimicos e semelhantes
IS3731A7 (is) Gagnaflutningskerfi
DE69229455D1 (de) System zur Bearbeitung lithographischer Informationen
PT96678A (pt) Sistema de interligacao e de processamento para facilitar variacoes rapidas de frequencia
DE69127883D1 (de) System zur Datenintegritätsgewährleistung
BR9501525A (pt) Sistema de montagem para uma barra de ferramentas
DK0629985T3 (da) Fjernenhedsidentifikationssystem
FI930047A0 (fi) System foer ekoavlaegsning omfattande en ekobildsavlaegsningsreferenssignal
BR9203190A (pt) Sistema de desengate
DE69307357D1 (de) Wärmeempfindliches Aufzeichnungssystem
MX9204882A (es) Sistema de fijacion para pelicula porosa
BR9105315A (pt) Circuito de arbitragem para um sistema de meios multiplos e metodos pertinentes
DE69322646D1 (de) Vorrichtung zur wärmeübertragung
BR9103524A (pt) Equipamento para gerenciamento de um enlace serial em um sistema de e/s
PT100933A (pt) Suporte de identificacao para um sistema de fecho
IT1240499B (it) Sistema perfezionato di trasmissione di informazioni
BR9509887A (pt) Sistema controlado por computador
BR9105911A (pt) Sistema anti-bioqueio hidraulico para veiculos
MX9100006A (es) Sistema de almacenamiento y transferencia de datos
BR9104480A (pt) Sistema para informacao e custeio portario

Legal Events

Date Code Title Description
KF Request for proof of payment of annual fee
FD5 Application fees: dismissal - article 86 of industrial property law
B15K Others concerning applications: alteration of classification

Ipc: G09G 5/14 (2006.01), G06F 3/14 (2006.0