BR112018006874A2 - sistemas de comunicação codificados de n fatores de várias pistas e outros sistemas de comunicação de vários fios - Google Patents

sistemas de comunicação codificados de n fatores de várias pistas e outros sistemas de comunicação de vários fios

Info

Publication number
BR112018006874A2
BR112018006874A2 BR112018006874A BR112018006874A BR112018006874A2 BR 112018006874 A2 BR112018006874 A2 BR 112018006874A2 BR 112018006874 A BR112018006874 A BR 112018006874A BR 112018006874 A BR112018006874 A BR 112018006874A BR 112018006874 A2 BR112018006874 A2 BR 112018006874A2
Authority
BR
Brazil
Prior art keywords
communication systems
clock signal
receiving apparatus
wire
factor
Prior art date
Application number
BR112018006874A
Other languages
English (en)
Portuguese (pt)
Inventor
Sengoku Shoichiro
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/875,592 external-priority patent/US9735948B2/en
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112018006874A2 publication Critical patent/BR112018006874A2/pt

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0008Synchronisation information channels, e.g. clock distribution lines
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
BR112018006874A 2015-10-05 2016-09-09 sistemas de comunicação codificados de n fatores de várias pistas e outros sistemas de comunicação de vários fios BR112018006874A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/875,592 US9735948B2 (en) 2013-10-03 2015-10-05 Multi-lane N-factorial (N!) and other multi-wire communication systems
PCT/US2016/051131 WO2017062132A1 (en) 2015-10-05 2016-09-09 Multi-lane n-factorial encoded and other multi-wire communication systems

Publications (1)

Publication Number Publication Date
BR112018006874A2 true BR112018006874A2 (pt) 2018-10-16

Family

ID=56997556

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112018006874A BR112018006874A2 (pt) 2015-10-05 2016-09-09 sistemas de comunicação codificados de n fatores de várias pistas e outros sistemas de comunicação de vários fios

Country Status (8)

Country Link
EP (1) EP3360278A1 (ru)
JP (1) JP2018534847A (ru)
KR (1) KR102520096B1 (ru)
CN (1) CN108141346A (ru)
AU (1) AU2016335548A1 (ru)
BR (1) BR112018006874A2 (ru)
TW (1) TW201714443A (ru)
WO (1) WO2017062132A1 (ru)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11437998B2 (en) 2020-04-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit including back side conductive lines for clock signals
CN113192950A (zh) * 2020-04-30 2021-07-30 台湾积体电路制造股份有限公司 集成电路及其制造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9711041B2 (en) * 2012-03-16 2017-07-18 Qualcomm Incorporated N-phase polarity data transfer
JP2013110554A (ja) * 2011-11-21 2013-06-06 Panasonic Corp 送信装置、受信装置及びシリアル伝送システム
US8996740B2 (en) * 2012-06-29 2015-03-31 Qualcomm Incorporated N-phase polarity output pin mode multiplexer
IN2015DN02408A (ru) * 2012-10-26 2015-09-04 Hitachi Int Electric Inc
US9363071B2 (en) * 2013-03-07 2016-06-07 Qualcomm Incorporated Circuit to recover a clock signal from multiple wire data signals that changes state every state cycle and is immune to data inter-lane skew as well as data state transition glitches
US9582457B2 (en) 2013-06-12 2017-02-28 Qualcomm Incorporated Camera control interface extension bus
US9755818B2 (en) * 2013-10-03 2017-09-05 Qualcomm Incorporated Method to enhance MIPI D-PHY link rate with minimal PHY changes and no protocol changes
US20150220472A1 (en) * 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces
CN106063181B (zh) 2014-03-06 2018-03-13 高通股份有限公司 接收机电路和在接收机电路上操作的方法

Also Published As

Publication number Publication date
KR20180066065A (ko) 2018-06-18
KR102520096B1 (ko) 2023-04-07
CN108141346A (zh) 2018-06-08
JP2018534847A (ja) 2018-11-22
EP3360278A1 (en) 2018-08-15
WO2017062132A1 (en) 2017-04-13
TW201714443A (zh) 2017-04-16
AU2016335548A1 (en) 2018-04-12

Similar Documents

Publication Publication Date Title
BR112018000140A2 (pt) método, dispositivo e sistema para envio e recebimento de sequência de dados de bloco de código
CL2017002954A1 (es) Copia intra bloque a nivel de segmento y otras mejoras de la codificación de video
UA113446C2 (xx) Кодування одиниць nal sei для кодування відео
AR093770A1 (es) Identificadores de capa de señalizacion para puntos de operacion en la codificacion de video
BR112017008243A2 (pt) métodos e aparelho para indicação de intervalo de guarda em redes de comunicação sem fio
BR112012020733A2 (pt) sinalização de tipo de bloco em codificação de vídeo.
BR112013031212B8 (pt) Método de decodificação de imagem e aparelho de decodificação de imagem
AR092660A1 (es) Metodo de decodificacion de imagenes, metodo de codificacion de imagenes, aparato de decodificacion de imagenes, aparato de codificacion de imagenes y aparato de codificacion y decodificacion de imagenes
BR112014011149A2 (pt) dispositivos e métodos para codificação e / ou de sinalização de deslocamento adaptativo de amostra
EP4243016A3 (en) Decoding device and decoding method, and program
MX2015017492A (es) Estructura de datos para encapsulacion de capa fisica, aparato que genera estructura de datos y metodo del mismo.
BR112016004057A8 (pt) Dispositivo e método de comunicação
BR112016028325A2 (pt) sistema de interposição universal i/o
BR112012010690A2 (pt) aparelho e sistema de comunicação método para transmitir uma pluralidade de quadros, e, meio legível por computador
HK1224095A1 (zh) 種用於信息交互的數據處理方法、裝置及系統
BR112019003284A2 (pt) sinalização de nível de sistema de trilhas sei para streaming de dados de mídia
BR112015007036A2 (pt) método de aquisição de informação, dispositivo e sistema do mesmo
PH12018500581A1 (en) Device, method, and program
MY194297A (en) A method and device for providing search engine label
MY175303A (en) Apparatus for sideband signaling, method for sideband signaling and system for sideband signaling
BR112018006874A2 (pt) sistemas de comunicação codificados de n fatores de várias pistas e outros sistemas de comunicação de vários fios
BRPI0818042A8 (pt) Método e aparelho para processar um sinal
BR112017007574A2 (pt) sistema e processo de comunicação bidirecional e simultânea
MX2016013539A (es) Sistemas, metodos y dispositivos de comunicaciones electronicas que tienen perdida incrementada de informacion.
BR112018005670A2 (pt) Método, aparelho e sistema de envio e recebimento de sinal

Legal Events

Date Code Title Description
B11Y Definitive dismissal - extension of time limit for request of examination expired [chapter 11.1.1 patent gazette]