BR112017010869A2 - geração de medições de utilização aproximadas para sistemas de memória cache compartilhada - Google Patents
geração de medições de utilização aproximadas para sistemas de memória cache compartilhadaInfo
- Publication number
- BR112017010869A2 BR112017010869A2 BR112017010869A BR112017010869A BR112017010869A2 BR 112017010869 A2 BR112017010869 A2 BR 112017010869A2 BR 112017010869 A BR112017010869 A BR 112017010869A BR 112017010869 A BR112017010869 A BR 112017010869A BR 112017010869 A2 BR112017010869 A2 BR 112017010869A2
- Authority
- BR
- Brazil
- Prior art keywords
- qos
- shared cache
- cache
- generation
- memory systems
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/3471—Address tracing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3037—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a memory, e.g. virtual memory, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
- G06F11/3433—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment for load management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
- G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/348—Circuit details, i.e. tracer hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/88—Monitoring involving counting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/885—Monitoring specific for caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1016—Performance improvement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1041—Resource optimization
- G06F2212/1044—Space efficiency improvement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/21—Employing a record carrier using a specific recording technology
- G06F2212/211—Optical disk storage
- G06F2212/2112—Optical disk storage with a removable carrier, e.g. DVD
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/28—Using a specific disk cache architecture
- G06F2212/282—Partitioned cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/31—Providing disk cache in a specific location of a storage system
- G06F2212/314—In storage network, e.g. network attached cache
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Debugging And Monitoring (AREA)
Abstract
é revelada a geração de medições de utilização aproximadas para sistemas de memória cache compartilhada. sob um aspecto, é apresentado um sistema de memória cache. o sistema de memória cache compartilhada compreende um sistema de memória cache compartilhado. um subconjunto do sistema de memória cache compartilhada compreende uma etiqueta de rastreamento de identificador de qualidade de serviço (id qos) configurada para armazenar um indicador de rastreamento de id qos para uma classe de qos. o sistema de memória cache compartilhada compreende também um controlador de cache configurado para receber uma solicitação de acesso à memória que compreende um id qos e é configurado para acessar uma linha de cache que corresponde à solicitação de acesso à memória. o controlador de cache é também configurado para determinar se o id qos da solicitação de acesso à memória corresponde à linha de cache atribuída ao id qos. se assim for, o controlador de cache é adicionalmente configurado para atualizar a etiqueta de rastreamento de id qos.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462084469P | 2014-11-25 | 2014-11-25 | |
US14/860,993 US9697126B2 (en) | 2014-11-25 | 2015-09-22 | Generating approximate usage measurements for shared cache memory systems |
PCT/US2015/059685 WO2016085642A1 (en) | 2014-11-25 | 2015-11-09 | Generating approximate usage measurements for shared cache memory systems |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112017010869A2 true BR112017010869A2 (pt) | 2018-01-09 |
Family
ID=56010345
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112017010869A BR112017010869A2 (pt) | 2014-11-25 | 2015-11-09 | geração de medições de utilização aproximadas para sistemas de memória cache compartilhada |
Country Status (11)
Country | Link |
---|---|
US (1) | US9697126B2 (pt) |
EP (1) | EP3224727B1 (pt) |
JP (1) | JP6262408B1 (pt) |
KR (1) | KR101847905B1 (pt) |
CN (1) | CN107003947B (pt) |
AU (1) | AU2015354704B2 (pt) |
BR (1) | BR112017010869A2 (pt) |
ES (1) | ES2692855T3 (pt) |
HU (1) | HUE039628T2 (pt) |
TW (1) | TWI612422B (pt) |
WO (1) | WO2016085642A1 (pt) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10055158B2 (en) * | 2016-09-22 | 2018-08-21 | Qualcomm Incorporated | Providing flexible management of heterogeneous memory systems using spatial quality of service (QoS) tagging in processor-based systems |
US10936490B2 (en) * | 2017-06-27 | 2021-03-02 | Intel Corporation | System and method for per-agent control and quality of service of shared resources in chip multiprocessor platforms |
US10678690B2 (en) * | 2017-08-29 | 2020-06-09 | Qualcomm Incorporated | Providing fine-grained quality of service (QoS) control using interpolation for partitioned resources in processor-based systems |
WO2020000344A1 (en) | 2018-06-29 | 2020-01-02 | Intel Corporation | Techniques to support a holistic view of cache class of service for a processor cache |
US11693708B2 (en) * | 2019-04-24 | 2023-07-04 | Netflix, Inc. | Techniques for increasing the isolation of workloads within a multiprocessor instance |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007156821A (ja) * | 2005-12-05 | 2007-06-21 | Fujitsu Ltd | キャッシュシステム及び共用2次キャッシュ |
US7725657B2 (en) * | 2007-03-21 | 2010-05-25 | Intel Corporation | Dynamic quality of service (QoS) for a shared cache |
US8296522B2 (en) * | 2007-12-20 | 2012-10-23 | Intel Corporation | Method, apparatus, and system for shared cache usage to different partitions in a socket with sub-socket partitioning |
US8244982B2 (en) * | 2009-08-21 | 2012-08-14 | Empire Technology Development Llc | Allocating processor cores with cache memory associativity |
US8667493B2 (en) | 2010-05-07 | 2014-03-04 | Advanced Micro Devices, Inc. | Memory-controller-parallelism-aware scheduling for multiple memory controllers |
US8458399B2 (en) | 2010-11-17 | 2013-06-04 | Lsi Corporation | Methods and structure for determining cache size in a storage system |
CN103502959B (zh) * | 2011-04-07 | 2016-01-27 | 富士通株式会社 | 信息处理装置以及并行计算机系统 |
US8850122B2 (en) | 2011-11-30 | 2014-09-30 | International Business Machines Corporation | Cache optimization via predictive cache size modification |
US8751746B2 (en) | 2011-12-15 | 2014-06-10 | Apple Inc. | QoS management in the L2 cache |
US10554505B2 (en) | 2012-09-28 | 2020-02-04 | Intel Corporation | Managing data center resources to achieve a quality of service |
-
2015
- 2015-09-22 US US14/860,993 patent/US9697126B2/en not_active Expired - Fee Related
- 2015-11-09 WO PCT/US2015/059685 patent/WO2016085642A1/en active Application Filing
- 2015-11-09 HU HUE15797233A patent/HUE039628T2/hu unknown
- 2015-11-09 JP JP2017527594A patent/JP6262408B1/ja active Active
- 2015-11-09 ES ES15797233.2T patent/ES2692855T3/es active Active
- 2015-11-09 EP EP15797233.2A patent/EP3224727B1/en active Active
- 2015-11-09 TW TW104136889A patent/TWI612422B/zh not_active IP Right Cessation
- 2015-11-09 KR KR1020177013876A patent/KR101847905B1/ko active IP Right Grant
- 2015-11-09 AU AU2015354704A patent/AU2015354704B2/en not_active Ceased
- 2015-11-09 BR BR112017010869A patent/BR112017010869A2/pt not_active Application Discontinuation
- 2015-11-09 CN CN201580061558.3A patent/CN107003947B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN107003947A (zh) | 2017-08-01 |
TW201633149A (zh) | 2016-09-16 |
AU2015354704B2 (en) | 2018-03-29 |
EP3224727B1 (en) | 2018-08-15 |
HUE039628T2 (hu) | 2019-01-28 |
AU2015354704A1 (en) | 2017-05-04 |
JP6262408B1 (ja) | 2018-01-17 |
TWI612422B (zh) | 2018-01-21 |
EP3224727A1 (en) | 2017-10-04 |
ES2692855T3 (es) | 2018-12-05 |
CN107003947B (zh) | 2018-08-03 |
KR101847905B1 (ko) | 2018-04-11 |
US9697126B2 (en) | 2017-07-04 |
JP2018503891A (ja) | 2018-02-08 |
KR20170087883A (ko) | 2017-07-31 |
WO2016085642A1 (en) | 2016-06-02 |
US20160147655A1 (en) | 2016-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112017010869A2 (pt) | geração de medições de utilização aproximadas para sistemas de memória cache compartilhada | |
BR112018073496A2 (pt) | sistemas e métodos para localizar um dispositivo sem fio | |
CO2019008230A2 (es) | Metodo y dispositivo de acceso de celda objetivo | |
BR112016022636A2 (pt) | Sistema distribuído de armazenamento, método de gerenciamento de sessão em sistema distribuído de armazenamento, e, meio de armazenamento acessível por computador não transitório | |
BR112019005235A2 (pt) | gerenciamento flexível de sistemas de memória heterogêneos usando marcação de qualidade de serviço (qos) espacial nos sistemas com base em processador | |
BR112016023577A2 (pt) | aparelho e método para configurar solução de redundância em arquitetura de computação de nuvem | |
BR112016007663A2 (pt) | comutação entre os conjuntos de adaptação durante transmissão contínua de mídia | |
BR112017027326A2 (pt) | sinalização de segmentos em cache para broadcast | |
BR112012023140A8 (pt) | método e sistema de substituição de cache. | |
BR112015015990A2 (pt) | rastreamento de conversão para instalação de aplicativos em dispositivos móveis | |
BR112016004411A8 (pt) | sistema, método e meios de armazenamento de computador para identificar e direcionar dispositivos com base em subscrições de serviço de rede | |
BR112017003520A2 (pt) | serviço de controle de carregamento regional | |
BR112017004055A2 (pt) | enfileiramento de conteúdo inteligente a partir de um dispositivo secundário | |
BR102014011433A8 (pt) | sistema, método e aparelho para processamento de dados | |
CL2016000604A1 (es) | Un método y sistema para determinar las necesidades de mantenimiento en un sistema de alarma. | |
BR112017008162A2 (pt) | método e dispositivo para selecionar área de detecção, e sistema de detecção de elasticidade | |
GB2572287B (en) | Managing lowest point of coherency (LPC) memory using service layer adapter | |
BR112017006814A2 (pt) | construção de hierarquia de dispositivo para uma unidade terminal remota | |
BR112017010809A2 (pt) | fornecimento de controle de alocação de memória cache compartilhada em sistemas de memória cache compartilhada | |
BR112017011270A2 (pt) | aparelho de processamento de informação, método de controle para aparelho de processamento de informação, sistema de processamento de informação, e programa de computador | |
BR112019002020A2 (pt) | método de gerenciamento de função de rede nf e dispositivo de gerenciamento de nf | |
BR112018006100A2 (pt) | método e aparelho para deduplicação de linha de cache por meio de correspondência de dados | |
BR112013028408A2 (pt) | método e sistema para estabelecer comunicação entre uma pluralidade de dispositivos eletrônicos conectados à rede em proximidade estrita | |
BR112017010328A2 (pt) | transferência de dados sem uso de fios com eficiência de energia | |
BR112016024471A2 (pt) | sistema e método para criptografia em modo de predição de bloco para compressão de fluxo de visor (dsc) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B11A | Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing | ||
B11Y | Definitive dismissal acc. article 33 of ipl - extension of time limit for request of examination expired |