BR112016019084B1 - Aparelho transmissor, e método de intercalação de um aparelho transmissor - Google Patents

Aparelho transmissor, e método de intercalação de um aparelho transmissor Download PDF

Info

Publication number
BR112016019084B1
BR112016019084B1 BR112016019084-0A BR112016019084A BR112016019084B1 BR 112016019084 B1 BR112016019084 B1 BR 112016019084B1 BR 112016019084 A BR112016019084 A BR 112016019084A BR 112016019084 B1 BR112016019084 B1 BR 112016019084B1
Authority
BR
Brazil
Prior art keywords
bits
groups
group
column
columns
Prior art date
Application number
BR112016019084-0A
Other languages
English (en)
Portuguese (pt)
Other versions
BR112016019084A2 (https=
Inventor
Se-Ho Myung
Hong-Sil Jeong
Kyung-Joong Kim
Original Assignee
Samsung Electronics Co., Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020150024183A external-priority patent/KR101800409B1/ko
Application filed by Samsung Electronics Co., Ltd filed Critical Samsung Electronics Co., Ltd
Publication of BR112016019084A2 publication Critical patent/BR112016019084A2/pt
Publication of BR112016019084B1 publication Critical patent/BR112016019084B1/pt

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/3405—Modifications of the signal space to increase the efficiency of transmission, e.g. reduction of the bit error rate, bandwidth, or average power
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6538—ATSC VBS systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6552—DVB-T2
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6555—DVB-C2
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/1177—Regular LDPC codes with parity-check matrices wherein all rows and columns have the same row weight and column weight, respectively
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
BR112016019084-0A 2014-02-19 2015-02-23 Aparelho transmissor, e método de intercalação de um aparelho transmissor BR112016019084B1 (pt)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201461941708P 2014-02-19 2014-02-19
US61/941,708 2014-02-19
KR1020150024183A KR101800409B1 (ko) 2014-02-19 2015-02-17 송신 장치 및 그의 인터리빙 방법
KR10-2015-0024183 2015-02-17
PCT/KR2015/001695 WO2015126194A1 (en) 2014-02-19 2015-02-23 Transmitting apparatus and interleaving method thereof

Publications (2)

Publication Number Publication Date
BR112016019084A2 BR112016019084A2 (https=) 2017-08-15
BR112016019084B1 true BR112016019084B1 (pt) 2022-09-06

Family

ID=53799094

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016019084-0A BR112016019084B1 (pt) 2014-02-19 2015-02-23 Aparelho transmissor, e método de intercalação de um aparelho transmissor

Country Status (6)

Country Link
US (5) US10425110B2 (https=)
EP (1) EP3092764B1 (https=)
KR (2) KR102428466B1 (https=)
CN (2) CN110730052B (https=)
BR (1) BR112016019084B1 (https=)
WO (1) WO2015126194A1 (https=)

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105594130A (zh) * 2013-09-26 2016-05-18 索尼公司 数据处理装置和数据处理方法
US9735809B2 (en) * 2013-09-26 2017-08-15 Samsung Electronics Co., Ltd. Transmitting apparatus and signal processing method thereof
KR20160061330A (ko) * 2013-09-26 2016-05-31 소니 주식회사 데이터 처리 장치 및 데이터 처리 방법
US10425110B2 (en) 2014-02-19 2019-09-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
JP2015156531A (ja) * 2014-02-19 2015-08-27 ソニー株式会社 データ処理装置、及び、データ処理方法
EP3985879A1 (en) * 2014-02-20 2022-04-20 Shanghai National Engineering Research Center of Digital Television Co., Ltd. Multi-stage interleaving for ldpc codes
BR112016021595B1 (pt) * 2014-03-19 2022-09-20 Samsung Electronics Co., Ltd Aparelho transmissor, e método de intercalação de um aparelho transmissor
KR101776272B1 (ko) * 2014-03-19 2017-09-07 삼성전자주식회사 송신 장치 및 그의 인터리빙 방법
CA2918520C (en) * 2014-05-21 2023-10-10 Sony Corporation Data processing device and data processing method
US9800269B2 (en) 2014-05-21 2017-10-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
KR101775704B1 (ko) 2014-05-21 2017-09-19 삼성전자주식회사 송신 장치 및 그의 인터리빙 방법
EP3148085B1 (en) * 2014-05-21 2021-02-24 Sony Corporation Bit interleaved coded modulation with a group-wise interleaver adapted to a rate 10/15 ldpc code of length 16200
KR101775703B1 (ko) 2014-05-21 2017-09-06 삼성전자주식회사 송신 장치 및 그의 인터리빙 방법
US9602245B2 (en) * 2014-05-21 2017-03-21 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US10361720B2 (en) * 2014-05-22 2019-07-23 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
US10326471B2 (en) * 2014-05-22 2019-06-18 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and quadrature phase shift keying, and bit interleaving method using same
US9479289B2 (en) * 2014-08-14 2016-10-25 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 16200 and code rate of 5/15, and low density parity check encoding method using the same
CA2963841C (en) * 2014-08-14 2019-08-20 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 2/15, and low denisty parity check encoding method using the same
US9496896B2 (en) * 2014-08-14 2016-11-15 Electronics And Telecommunications Research Institute Low density parity check encoder having length of 64800 and code rate of 5/15, and low density parity check encoding method using the same
KR102287620B1 (ko) 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 1024-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102287629B1 (ko) * 2015-02-16 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 4096-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US10340954B2 (en) 2015-05-19 2019-07-02 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US9729174B2 (en) 2015-05-19 2017-08-08 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US9787326B2 (en) * 2015-05-19 2017-10-10 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding low density parity check codes
US10447428B2 (en) * 2015-05-19 2019-10-15 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
CN108123776A (zh) * 2016-11-30 2018-06-05 华为技术有限公司 一种编码和调制方法、通信装置
JP7226618B2 (ja) * 2017-02-06 2023-02-21 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6880791B2 (ja) * 2017-02-06 2021-06-02 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7226617B2 (ja) * 2017-02-06 2023-02-21 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7226620B2 (ja) * 2017-02-06 2023-02-21 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
EP3471276A4 (en) * 2017-02-06 2020-06-24 LG Electronics Inc. -1- LDPC CODE TRANSMISSION METHOD USING ORTHOGONAL ROW STRUCTURE, AND ASSOCIATED DEVICE
JP6880792B2 (ja) * 2017-02-06 2021-06-02 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6891519B2 (ja) * 2017-02-06 2021-06-18 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6852427B2 (ja) * 2017-02-06 2021-03-31 ソニー株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6891518B2 (ja) * 2017-02-06 2021-06-18 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
WO2018150938A1 (ja) * 2017-02-20 2018-08-23 ソニー株式会社 送信方法、及び、受信装置
JP6895052B2 (ja) * 2017-02-20 2021-06-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6897205B2 (ja) * 2017-02-20 2021-06-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
WO2018150939A1 (ja) * 2017-02-20 2018-08-23 ソニー株式会社 送信方法、及び、受信装置
JP6895053B2 (ja) * 2017-02-20 2021-06-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6903979B2 (ja) * 2017-02-20 2021-07-14 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
WO2018150936A1 (ja) * 2017-02-20 2018-08-23 ソニー株式会社 送信方法、及び、受信装置
JP6897204B2 (ja) * 2017-02-20 2021-06-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7218829B2 (ja) * 2017-08-22 2023-02-07 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6895070B2 (ja) * 2017-08-22 2021-06-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP6930374B2 (ja) 2017-10-31 2021-09-01 ソニーグループ株式会社 送信装置及び送信方法
JP7119431B2 (ja) 2018-01-18 2022-08-17 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7077630B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7283610B2 (ja) * 2018-01-18 2023-05-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7077628B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7077627B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
US11271679B2 (en) * 2018-01-18 2022-03-08 Sony Corporation Transmission method and receiving device
JP7283611B2 (ja) * 2018-01-18 2023-05-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7077629B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7135343B2 (ja) * 2018-01-18 2022-09-13 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7135344B2 (ja) * 2018-01-18 2022-09-13 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7283612B2 (ja) * 2018-01-18 2023-05-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
EP3878102B1 (en) 2018-11-07 2024-03-06 Telefonaktiebolaget LM Ericsson (publ) Optimized implementation of (de-)interleaving for 3gpp new radio
JP7180803B2 (ja) * 2021-02-26 2022-11-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7022362B2 (ja) * 2021-02-26 2022-02-18 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
CN116232538A (zh) * 2021-12-02 2023-06-06 华为技术有限公司 交织与调制方法、装置及系统
JP7439883B2 (ja) * 2022-01-26 2024-02-28 ソニーグループ株式会社 送信装置及び送信方法
JP7452714B2 (ja) * 2022-03-08 2024-03-19 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7424523B2 (ja) * 2022-03-24 2024-01-30 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7497770B2 (ja) * 2022-05-11 2024-06-11 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7497772B2 (ja) * 2022-05-11 2024-06-11 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
JP7497771B2 (ja) * 2022-05-11 2024-06-11 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100330234B1 (ko) 1999-05-19 2002-03-25 윤종용 터보 인터리빙 장치 및 방법
WO2004006442A1 (en) 2002-07-03 2004-01-15 Hughes Electronics Corporation Encoding of low-density parity check (ldpc) codes using a structured parity check matrix
KR100575929B1 (ko) * 2003-05-29 2006-05-02 삼성전자주식회사 이동 통신 시스템에서 다중 안테나 다이버시티 방식을사용하여 데이터를 송수신하는 장치 및 방법
US7555696B2 (en) 2004-12-09 2009-06-30 General Instrument Corporation Method and apparatus for forward error correction in a content distribution system
KR20060097503A (ko) 2005-03-11 2006-09-14 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널인터리빙/디인터리빙 장치 및 그 제어 방법
DE602006011240D1 (de) 2005-06-21 2010-02-04 Samsung Electronics Co Ltd Vorrichtung und Methode zum Übermitteln/Empfangen von Daten in einem Mehrantennenkommunikationssystem unter Verwendung eines strukturierten Low Density Parity Check (LDPC) Codes
US8369448B2 (en) * 2006-09-18 2013-02-05 Availink, Inc. Bit mapping scheme for an LDPC coded 32APSK system
CN101902629B (zh) 2006-12-08 2012-05-30 北京新岸线移动通信技术有限公司 地面移动多媒体广播系统中的数据传输方法
US7992070B2 (en) * 2006-12-27 2011-08-02 Nec Laboratories America, Inc. Bit-interleaved LDPC-coded modulation for high-speed optical transmission
EP1944896A1 (en) * 2007-01-09 2008-07-16 Matsushita Electric Industrial Co., Ltd. Configuration of control channels in a mobile communication system
KR20080095809A (ko) 2007-04-25 2008-10-29 엘지전자 주식회사 신호 송수신 방법 및 신호 송수신 장치
KR101373646B1 (ko) 2007-06-01 2014-03-14 삼성전자주식회사 Ｌｄｐｃ코딩된 데이터를 포함하는 ｏｆｄｍ 심볼을송수신하는 ｏｆｄｍ 송수신 장치와, 그 방법
CN101325474B (zh) * 2007-06-12 2012-05-09 中兴通讯股份有限公司 Ldpc码的混合自动请求重传的信道编码及调制映射方法
EP2186200B1 (en) * 2007-08-28 2016-06-15 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a communication system using low density parity check codes
EP2056510B1 (en) 2007-10-30 2013-04-03 Sony Corporation Data processing apparatus and method
KR101435681B1 (ko) * 2007-11-08 2014-09-02 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서데이터 송수신 장치 및 방법
ES2545782T3 (es) 2008-03-03 2015-09-15 Rai Radiotelevisione Italiana S.P.A. Patrones de permutación de bits para modulación codificada de LDPC y constelaciones QAM
CN102292917B (zh) * 2008-10-03 2015-08-26 汤姆逊许可公司 利用二元删除替代信道在awgn信道条件下将比特交织器适配于ldpc码和调制的方法和装置
CN101800722B (zh) 2009-02-11 2012-10-24 北京泰美世纪科技有限公司 移动多媒体广播发送系统
CN103825694B (zh) 2009-03-09 2018-10-12 Lg电子株式会社 用于发送和接收信号的方法
AU2010321141A1 (en) * 2009-11-17 2012-06-07 Sony Corporation Transmitter and transmission method for broadcasting data in a broadcasting system providing incremental redundancy
US8707125B2 (en) 2009-11-18 2014-04-22 Samsung Electronics Co., Ltd Method and apparatus for transmitting and receiving data in a communication system
US8948304B2 (en) 2010-08-26 2015-02-03 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a communication or broadcasting system using linear block code
JP5630282B2 (ja) * 2011-01-19 2014-11-26 ソニー株式会社 データ処理装置、及び、データ処理方法
KR101865068B1 (ko) * 2011-03-30 2018-06-08 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 시스템에서 신호 맵핑/디맵핑 장치 및 방법
EP3547550A1 (en) 2011-03-30 2019-10-02 Samsung Electronics Co., Ltd. Apparatus and method for mapping and demapping signals in a communication system using a low density parity check code
EP2525496A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2525497A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2525495A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2560311A1 (en) * 2011-08-17 2013-02-20 Panasonic Corporation Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes
CN103907326B (zh) * 2011-11-10 2017-03-01 太阳专利托管公司 发送方法、接收方法、发送机以及接收机
EP3493408B1 (en) * 2012-07-27 2020-06-17 Sun Patent Trust Transmission method
KR101352521B1 (ko) 2012-12-31 2014-01-17 두산중공업 주식회사 정삼투식 담수 복합시스템
US8887024B2 (en) * 2013-02-10 2014-11-11 Hughes Network Systems, Llc Apparatus and method for improved modulation and coding schemes for broadband satellite communications systems
US9294131B2 (en) * 2013-02-10 2016-03-22 Hughes Network Systems, Llc Apparatus and method for improved modulation and coding schemes for broadband satellite communications systems
WO2014145217A1 (en) * 2013-03-15 2014-09-18 Hughes Network Systems, Llc Low density parity check (ldpc) encoding and decoding for small terminal applications
US9362952B2 (en) * 2013-06-14 2016-06-07 Samsung Electronics Co., Ltd. Apparatuses and methods for encoding and decoding of parity check codes
KR20150005853A (ko) * 2013-07-05 2015-01-15 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
MX2016003557A (es) 2013-09-26 2016-07-21 Sony Corp Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
US10425110B2 (en) * 2014-02-19 2019-09-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US9602137B2 (en) 2014-02-19 2017-03-21 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
KR101800409B1 (ko) 2014-02-19 2017-11-23 삼성전자주식회사 송신 장치 및 그의 인터리빙 방법
KR101776275B1 (ko) 2014-02-19 2017-09-07 삼성전자주식회사 송신 장치 및 그의 인터리빙 방법

Also Published As

Publication number Publication date
US20190341941A1 (en) 2019-11-07
EP3092764B1 (en) 2022-05-25
KR20210047844A (ko) 2021-04-30
US20150236816A1 (en) 2015-08-20
US11817881B2 (en) 2023-11-14
CN110730052B (zh) 2022-01-14
EP3092764A1 (en) 2016-11-16
WO2015126194A1 (en) 2015-08-27
CN110730051A (zh) 2020-01-24
US20220286146A1 (en) 2022-09-08
KR102513437B1 (ko) 2023-03-24
KR102428466B1 (ko) 2022-08-03
US11050441B2 (en) 2021-06-29
BR112016019084A2 (https=) 2017-08-15
US20160233891A1 (en) 2016-08-11
US9762264B2 (en) 2017-09-12
CN110730052A (zh) 2020-01-24
US10425110B2 (en) 2019-09-24
US11575394B2 (en) 2023-02-07
CN110730051B (zh) 2022-08-02
EP3092764A4 (en) 2017-10-25
KR20220111233A (ko) 2022-08-09
US20230147023A1 (en) 2023-05-11

Similar Documents

Publication Publication Date Title
BR112016019084B1 (pt) Aparelho transmissor, e método de intercalação de um aparelho transmissor
BR112016021595B1 (pt) Aparelho transmissor, e método de intercalação de um aparelho transmissor
CA2940011C (en) Transmitting apparatus and interleaving method thereof
KR102596423B1 (ko) Ldpc 부호의 부호화 장치, 그의 부호화 방법, 복호화 장치 및 그의 복호화 방법
JP6815537B2 (ja) 情報処理方法、機器、及び通信装置
US8239711B2 (en) QPP interleaver/de-interleaver for turbo codes
BR112016019234B1 (pt) Aparelho transmissor, e método de intercalação de um aparelho transmissor
CA2943041C (en) Transmitting apparatus and interleaving method thereof
KR102699896B1 (ko) 송신 장치 및 그의 신호 처리 방법
KR20190025598A (ko) 송신 장치 및 그의 신호 처리 방법
JP5937194B2 (ja) 低密度パリティ検査符号を使用するシステムにおける信号マッピング／デマッピング装置及び方法
US9374109B2 (en) QPP interleaver/DE-interleaver for turbo codes
US11791839B2 (en) Transmitting apparatus and signal processing method thereof
KR20150034668A (ko) 송신 장치 및 그의 신호 처리 방법
KR20150040244A (ko) 송신 장치 및 그의 신호 처리 방법
BR112016000146B1 (pt) Método de transmissão, e aparelho transmissor
Surya et al. Design of efficient viterbi technique for interleaving and deinterleaving

Legal Events

Date Code Title Description
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 23/02/2015, OBSERVADAS AS CONDICOES LEGAIS