BR112016014347A2 - Gravação de registrador lógico de receptor ccie apenas com relógio de receptor - Google Patents
Gravação de registrador lógico de receptor ccie apenas com relógio de receptorInfo
- Publication number
- BR112016014347A2 BR112016014347A2 BR112016014347A BR112016014347A BR112016014347A2 BR 112016014347 A2 BR112016014347 A2 BR 112016014347A2 BR 112016014347 A BR112016014347 A BR 112016014347A BR 112016014347 A BR112016014347 A BR 112016014347A BR 112016014347 A2 BR112016014347 A2 BR 112016014347A2
- Authority
- BR
- Brazil
- Prior art keywords
- receiver
- countdown
- registers
- ccie
- clock signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361917895P | 2013-12-18 | 2013-12-18 | |
| US14/572,680 US10031547B2 (en) | 2013-12-18 | 2014-12-16 | CCIe receiver logic register write only with receiver clock |
| PCT/US2014/070935 WO2015095382A1 (en) | 2013-12-18 | 2014-12-17 | CCIe RECEIVER LOGIC REGISTER WRITE ONLY WITH RECEIVER CLOCK |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| BR112016014347A2 true BR112016014347A2 (pt) | 2017-08-08 |
Family
ID=53368356
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| BR112016014347A BR112016014347A2 (pt) | 2013-12-18 | 2014-12-17 | Gravação de registrador lógico de receptor ccie apenas com relógio de receptor |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US10031547B2 (enExample) |
| EP (1) | EP3084619A1 (enExample) |
| JP (1) | JP2017501493A (enExample) |
| KR (1) | KR20160100363A (enExample) |
| CN (1) | CN105830045A (enExample) |
| BR (1) | BR112016014347A2 (enExample) |
| WO (1) | WO2015095382A1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111934707B (zh) | 2019-04-25 | 2024-07-09 | 恩智浦有限公司 | 数据发射代码和接口 |
| US12278636B2 (en) * | 2022-11-28 | 2025-04-15 | Parade Technologies, Ltd. | Receiver circuit with automatic DC offset cancellation in display port applications |
| US12306693B2 (en) | 2023-05-12 | 2025-05-20 | Mediatek Inc. | Method and device for saving power |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2440768C3 (de) | 1974-08-26 | 1982-03-18 | Philips Patentverwaltung Gmbh, 2000 Hamburg | Verfahren und Vorrichtung zur Datenkompression für die Faksimile-Übertragung graphischer Information |
| GB2120054B (en) | 1982-04-23 | 1985-07-31 | Gen Electric Co Plc | Digital data signalling systems |
| US5640605A (en) * | 1994-08-26 | 1997-06-17 | 3Com Corporation | Method and apparatus for synchronized transmission of data between a network adaptor and multiple transmission channels using a shared clocking frequency and multilevel data encoding |
| US5850422A (en) | 1995-07-21 | 1998-12-15 | Symbios, Inc. | Apparatus and method for recovering a clock signal which is embedded in an incoming data stream |
| JP2002351825A (ja) * | 2001-05-29 | 2002-12-06 | Rohm Co Ltd | 通信システム |
| US7007120B2 (en) | 2003-04-25 | 2006-02-28 | Hewlett-Packard Development Company, L.P. | Information transfer protocol having sync fields of different lengths |
| US7289528B2 (en) | 2003-08-29 | 2007-10-30 | Motorola, Inc. | Component interconnect with self-clocking data |
| US7631118B2 (en) | 2003-12-31 | 2009-12-08 | Intel Corporation | Lane to lane deskewing via non-data symbol processing for a serial point to point link |
| US7444558B2 (en) | 2003-12-31 | 2008-10-28 | Intel Corporation | Programmable measurement mode for a serial point to point link |
| US7386661B2 (en) | 2004-10-13 | 2008-06-10 | Marvell International Ltd. | Power save module for storage controllers |
| US7916820B2 (en) * | 2006-12-11 | 2011-03-29 | International Business Machines Corporation | Systems and arrangements for clock and data recovery in communications |
| KR100898305B1 (ko) | 2007-10-08 | 2009-05-19 | 주식회사 티엘아이 | 3라인 차동 신호법을 위한 클락 임베디드 차동 데이터수신장치 |
| JP2010250048A (ja) * | 2009-04-15 | 2010-11-04 | Panasonic Corp | 送信装置、受信装置、データ伝送システム、及び画像表示装置 |
| US9118457B2 (en) * | 2013-03-15 | 2015-08-25 | Qualcomm Incorporated | Multi-wire single-ended push-pull link with data symbol transition based clocking |
| US20150100711A1 (en) * | 2013-10-07 | 2015-04-09 | Qualcomm Incorporated | Low power camera control interface bus and devices |
| US9426082B2 (en) * | 2014-01-03 | 2016-08-23 | Qualcomm Incorporated | Low-voltage differential signaling or 2-wire differential link with symbol transition clocking |
| US20150220472A1 (en) * | 2014-02-05 | 2015-08-06 | Qualcomm Incorporated | Increasing throughput on multi-wire and multi-lane interfaces |
-
2014
- 2014-12-16 US US14/572,680 patent/US10031547B2/en not_active Expired - Fee Related
- 2014-12-17 JP JP2016539910A patent/JP2017501493A/ja active Pending
- 2014-12-17 BR BR112016014347A patent/BR112016014347A2/pt not_active Application Discontinuation
- 2014-12-17 CN CN201480068720.XA patent/CN105830045A/zh active Pending
- 2014-12-17 KR KR1020167019339A patent/KR20160100363A/ko not_active Withdrawn
- 2014-12-17 WO PCT/US2014/070935 patent/WO2015095382A1/en not_active Ceased
- 2014-12-17 EP EP14825542.5A patent/EP3084619A1/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| CN105830045A (zh) | 2016-08-03 |
| KR20160100363A (ko) | 2016-08-23 |
| US10031547B2 (en) | 2018-07-24 |
| US20150168991A1 (en) | 2015-06-18 |
| EP3084619A1 (en) | 2016-10-26 |
| WO2015095382A1 (en) | 2015-06-25 |
| JP2017501493A (ja) | 2017-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Van Petten et al. | Prediction during language comprehension: Benefits, costs, and ERP components | |
| GB2492205A (en) | Querying performance data on a parallel computer system having compute nodes | |
| BR112015003406A8 (pt) | Método implementado por computador e sistema de computação | |
| BR112012007445A2 (pt) | dados de treinamento de face compartilhados | |
| EP3029575A4 (en) | MULTI-STAGE DATA READING / WRITING PROCEDURE AND CACHE BASED DEVICE AND COMPUTER SYSTEM | |
| BR112014013832A8 (pt) | circuito integrado de baixa potência para analisar um fluxo de áudio digitalizado | |
| WO2011153478A3 (en) | Cache management and acceleration of storage media | |
| GB2505104A (en) | Malware detection | |
| MY172572A (en) | Exception handling in a data processing apparatus having a secure domain and a less secure domain | |
| PH12016500339A1 (en) | Ascertaining command completion in flash memories | |
| WO2015050594A3 (en) | Methods and apparatus for parallel processing | |
| MX2015014300A (es) | Pre-generacion de un objeto de presentacion. | |
| IN2014MN02178A (enExample) | ||
| GB2520856A (en) | Enabling Virtualization of a processor resource | |
| BR112018069613A2 (pt) | método, e, dispositivo de acesso. | |
| EP3070460A4 (en) | Data structure, library creation device, electronic device analysis device, and library provision system | |
| BR112015018950A2 (pt) | máscara de memória de alteração de fase | |
| EP2966577A4 (en) | ELECTRONIC READING DEVICE AND METHOD FOR EXTRACTING AND SAVING TEXT INFORMATION, AND STORAGE MEDIUM | |
| GB2502222A (en) | Thread transition management | |
| WO2014066657A3 (en) | Correlation of written notes to digital content | |
| WO2014163098A3 (ja) | 半導体装置 | |
| JP2013097792A5 (enExample) | ||
| TW200701030A (en) | Method and apparatus of securing computer system | |
| BR112016023745A2 (pt) | método e aparelho para reduzir a largura de banda e energia em uma memória temporária utilizando leitura com invalidação | |
| FR2955195B1 (fr) | Dispositif de comparaison de donnees dans une memoire adressable par contenu sur seoi |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| B06U | Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette] | ||
| B11B | Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements |