BR112014020003A8 - Arranjo de acesso lógico, método para operar um arranjo de acesso lógico, e, chip de memória - Google Patents

Arranjo de acesso lógico, método para operar um arranjo de acesso lógico, e, chip de memória

Info

Publication number
BR112014020003A8
BR112014020003A8 BR112014020003A BR112014020003A BR112014020003A8 BR 112014020003 A8 BR112014020003 A8 BR 112014020003A8 BR 112014020003 A BR112014020003 A BR 112014020003A BR 112014020003 A BR112014020003 A BR 112014020003A BR 112014020003 A8 BR112014020003 A8 BR 112014020003A8
Authority
BR
Brazil
Prior art keywords
memory
access arrangement
logical access
memory chip
port
Prior art date
Application number
BR112014020003A
Other languages
English (en)
Portuguese (pt)
Other versions
BR112014020003A2 (de
Inventor
Heine Holger
Jorra Stephan
Kapp Harald
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of BR112014020003A2 publication Critical patent/BR112014020003A2/pt
Publication of BR112014020003A8 publication Critical patent/BR112014020003A8/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Static Random-Access Memory (AREA)
  • Storage Device Security (AREA)
  • Logic Circuits (AREA)
BR112014020003A 2012-02-15 2012-02-15 Arranjo de acesso lógico, método para operar um arranjo de acesso lógico, e, chip de memória BR112014020003A8 (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP2012/052549 WO2013120516A1 (de) 2012-02-15 2012-02-15 Feldprogrammierbare logik-gatter-anordnung

Publications (2)

Publication Number Publication Date
BR112014020003A2 BR112014020003A2 (de) 2017-06-20
BR112014020003A8 true BR112014020003A8 (pt) 2017-07-11

Family

ID=45688477

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112014020003A BR112014020003A8 (pt) 2012-02-15 2012-02-15 Arranjo de acesso lógico, método para operar um arranjo de acesso lógico, e, chip de memória

Country Status (5)

Country Link
EP (1) EP2801154A1 (de)
CN (1) CN104115402B (de)
BR (1) BR112014020003A8 (de)
RU (1) RU2014137144A (de)
WO (1) WO2013120516A1 (de)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6211695B1 (en) * 1999-01-21 2001-04-03 Vantis Corporation FPGA integrated circuit having embedded SRAM memory blocks with registered address and data input sections
US6353332B1 (en) * 2000-02-07 2002-03-05 Xilinx, Inc. Methods for implementing CAM functions using dual-port RAM
US7380053B2 (en) * 2005-03-17 2008-05-27 International Business Machines Corporation Method and system for emulating content-addressable memory primitives
US7589555B1 (en) * 2007-01-08 2009-09-15 Altera Corporation Variable sized soft memory macros in structured cell arrays, and related methods
US7483283B2 (en) * 2007-03-30 2009-01-27 Motorola, Inc. Apparatus for efficient streaming data access on reconfigurable hardware and method for automatic generation thereof

Also Published As

Publication number Publication date
RU2014137144A (ru) 2016-04-10
EP2801154A1 (de) 2014-11-12
CN104115402A (zh) 2014-10-22
WO2013120516A1 (de) 2013-08-22
CN104115402B (zh) 2017-03-15
BR112014020003A2 (de) 2017-06-20

Similar Documents

Publication Publication Date Title
TW200733099A (en) Dynamic semiconductor memory with improved refresh mechanism
BR112015018950A2 (pt) máscara de memória de alteração de fase
BR112012033432A2 (pt) memória não-volátil com linhas de bits de gravação e leitura divididas
BR112021026230A2 (pt) Célula de bits de computação em memória
WO2014167292A3 (en) Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading
CL2011000309A1 (es) Tarjeta de transaccion financiera que entrega una orientacion hacia otra posicion
WO2009060459A3 (en) Shared memory system for a tightly-coupled multiprocessor
BR112013004234A2 (pt) circuito integrado com um analisador de lógica programável, capacidades aprimoradas de análise e depuração e um método
WO2008155805A1 (ja) キャッシュメモリ装置、演算処理装置及びその制御方法
BRPI0906426A2 (pt) tradução de endereço dinâmico com gerenciamento de quadro
TR201902135T4 (tr) Kırılma tahmin yöntemi, hesaplama işlem cihazı, program ve kayıt ortamı.
BR112012007445A2 (pt) dados de treinamento de face compartilhados
IN2012DN00839A (de)
BR112018007547A2 (pt) adaptação relacionada à tela de conteúdo ambisonic de alta ordem (hoa)
BR112015025614A2 (pt) armazenamento de bloco utilizando um dispositivo de memória híbrido
WO2013025262A3 (en) Memory devices and methods for high random transaction rate
WO2012015766A3 (en) Cache memory that supports tagless addressing
MY164219A (en) Alignment control
FR2976147B1 (fr) Schema d'entrelacement de donnees pour une memoire externe d'un microcontroleur securise
BR112016007606A8 (pt) aceleração baseada em fluxos armazenados em cache
BR112013006661A2 (pt) método e aparelho para operações de lógica universal
BR112015008575A2 (pt) composição de pasta de dentes
WO2016174521A8 (en) Multiple read and write port memory
WO2010093657A3 (en) Microcontroller with linear memory in a banked memory
WO2013085606A3 (en) Contention-free memory arrangement

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]
B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]