BR0212659A - arquitetura baseada em edram - Google Patents
arquitetura baseada em edramInfo
- Publication number
- BR0212659A BR0212659A BRPI0212659-1A BR0212659A BR0212659A BR 0212659 A BR0212659 A BR 0212659A BR 0212659 A BR0212659 A BR 0212659A BR 0212659 A BR0212659 A BR 0212659A
- Authority
- BR
- Brazil
- Prior art keywords
- memory
- elements
- based architecture
- renewal
- edram
- Prior art date
Links
- 230000004044 response Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40622—Partial refresh of memory arrays
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Mobile Radio Communication Systems (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US32401301P | 2001-09-20 | 2001-09-20 | |
| US10/242,878 US20030053361A1 (en) | 2001-09-20 | 2002-09-11 | EDRAM based architecture |
| PCT/US2002/030000 WO2003025947A2 (en) | 2001-09-20 | 2002-09-19 | Edram based architecture |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| BR0212659A true BR0212659A (pt) | 2007-11-06 |
Family
ID=26935419
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| BRPI0212659-1A BR0212659A (pt) | 2001-09-20 | 2002-09-19 | arquitetura baseada em edram |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US20030053361A1 (https=) |
| JP (1) | JP2005528717A (https=) |
| BR (1) | BR0212659A (https=) |
| CA (1) | CA2461018A1 (https=) |
| RU (1) | RU2004111785A (https=) |
| WO (1) | WO2003025947A2 (https=) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7590021B2 (en) * | 2007-07-26 | 2009-09-15 | Qualcomm Incorporated | System and method to reduce dynamic RAM power consumption via the use of valid data indicators |
| US7882302B2 (en) * | 2007-12-04 | 2011-02-01 | International Business Machines Corporation | Method and system for implementing prioritized refresh of DRAM based cache |
| US8024513B2 (en) * | 2007-12-04 | 2011-09-20 | International Business Machines Corporation | Method and system for implementing dynamic refresh protocols for DRAM based cache |
| US7962695B2 (en) * | 2007-12-04 | 2011-06-14 | International Business Machines Corporation | Method and system for integrating SRAM and DRAM architecture in set associative cache |
| US20090144504A1 (en) * | 2007-12-04 | 2009-06-04 | International Business Machines Corporation | STRUCTURE FOR IMPLEMENTING REFRESHLESS SINGLE TRANSISTOR CELL eDRAM FOR HIGH PERFORMANCE MEMORY APPLICATIONS |
| US8108609B2 (en) * | 2007-12-04 | 2012-01-31 | International Business Machines Corporation | Structure for implementing dynamic refresh protocols for DRAM based cache |
| US20090144507A1 (en) * | 2007-12-04 | 2009-06-04 | International Business Machines Corporation | APPARATUS AND METHOD FOR IMPLEMENTING REFRESHLESS SINGLE TRANSISTOR CELL eDRAM FOR HIGH PERFORMANCE MEMORY APPLICATIONS |
| CN103559142B (zh) * | 2013-11-05 | 2017-03-08 | 中国科学院声学研究所 | 动态随机访问存储器的刷新方法 |
| US10811076B1 (en) * | 2019-06-29 | 2020-10-20 | Intel Corporation | Battery life based on inhibited memory refreshes |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5148546A (en) * | 1991-04-22 | 1992-09-15 | Blodgett Greg A | Method and system for minimizing power demands on portable computers and the like by refreshing selected dram cells |
| IL121044A (en) * | 1996-07-15 | 2000-09-28 | Motorola Inc | Dynamic memory device |
-
2002
- 2002-09-11 US US10/242,878 patent/US20030053361A1/en not_active Abandoned
- 2002-09-19 CA CA002461018A patent/CA2461018A1/en not_active Abandoned
- 2002-09-19 JP JP2003529478A patent/JP2005528717A/ja not_active Withdrawn
- 2002-09-19 RU RU2004111785/09A patent/RU2004111785A/ru not_active Application Discontinuation
- 2002-09-19 WO PCT/US2002/030000 patent/WO2003025947A2/en not_active Ceased
- 2002-09-19 BR BRPI0212659-1A patent/BR0212659A/pt not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| JP2005528717A (ja) | 2005-09-22 |
| WO2003025947A3 (en) | 2003-11-13 |
| US20030053361A1 (en) | 2003-03-20 |
| CA2461018A1 (en) | 2003-03-27 |
| RU2004111785A (ru) | 2005-10-20 |
| WO2003025947A2 (en) | 2003-03-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60141856D1 (de) | Plattencachespeicherung | |
| ATE390667T1 (de) | Verbessertes speichermanagement für echtzeitanwendungen | |
| BR0212659A (pt) | arquitetura baseada em edram | |
| EP0955640A3 (en) | Decoded autorefresh mode in a DRAM | |
| DE60132382D1 (de) | Multiportspeicher auf Basis von DRAM | |
| WO2002073415A3 (en) | Cache way prediction based on instruction base register | |
| WO2005024635A3 (en) | Microtlb and micro tag for reducing power in a processor | |
| ATE500554T1 (de) | Speichersystem mit einer kürzeren burstlänge als der prefetchlänge | |
| DE602004009039D1 (de) | Halbleiterspeicherkarte und programm zu ihrer steuerung | |
| DE60232367D1 (de) | Verfahren zum dynamischen einstellen einer speicherseitenschliess-strategie | |
| MY127318A (en) | Memory apparatus and memory access restricting method | |
| DE60333677D1 (de) | Inen speicher | |
| BR0201854A (pt) | Acesso de energia baixa a uma unidade de computaçao a partir de uma fonte externa | |
| BR0106504A (pt) | Método e sistema de individualização de curvas de reprodução de tom e aplicação dos mesmos | |
| KR950025777A (ko) | 반도체메모리장치 | |
| WO2004095205A3 (en) | Nodma cache | |
| KR910013277A (ko) | 다이내믹형 반도체 기억장치 | |
| ATE315804T1 (de) | Endian-transformation | |
| DE60205223D1 (de) | Fernverzeichnis, welches eine Untermenge eines gemeinsamen cc-numa (cache-coherent nonuniform memory access) Speicherraums überdeckt | |
| WO2002039457A3 (de) | Speicherverwaltungslogik zur erweiterten nutzung von festwertspeichern | |
| TW200620282A (en) | DRAM array structure | |
| AU9755798A (en) | Method and apparatus for controlling shared memory access | |
| TW200613979A (en) | Methods and devices for memory paging management | |
| KR960011728A (ko) | 메모리 액세스방법 및 장치 | |
| JPS6337893A (ja) | 記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| B08F | Application fees: application dismissed [chapter 8.6 patent gazette] |
Free format text: REFERENTE A 7A ANUIDADE. |
|
| B08K | Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette] |
Free format text: REFERENTE AO DESPACHO 8.6 DA RPI 2029 DE 24/11/2009. |