BE898544R - Calculateur associatif permettant une multiplication rapide. - Google Patents

Calculateur associatif permettant une multiplication rapide.

Info

Publication number
BE898544R
BE898544R BE2/60303A BE2060303A BE898544R BE 898544 R BE898544 R BE 898544R BE 2/60303 A BE2/60303 A BE 2/60303A BE 2060303 A BE2060303 A BE 2060303A BE 898544 R BE898544 R BE 898544R
Authority
BE
Belgium
Prior art keywords
adder
sep
circuit
input
carry
Prior art date
Application number
BE2/60303A
Other languages
English (en)
French (fr)
Inventor
S G Morton
Original Assignee
Int Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Int Standard Electric Corp filed Critical Int Standard Electric Corp
Application granted granted Critical
Publication of BE898544R publication Critical patent/BE898544R/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3868—Bypass control, i.e. possibility to transfer an operand unchanged to the output
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
    • G06F2207/4802—Special implementations
    • G06F2207/4804—Associative memory or processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Computer And Data Communications (AREA)
  • Hardware Redundancy (AREA)
BE2/60303A 1982-12-23 1983-12-23 Calculateur associatif permettant une multiplication rapide. BE898544R (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/452,596 US4536855A (en) 1982-12-23 1982-12-23 Impedance restoration for fast carry propagation

Publications (1)

Publication Number Publication Date
BE898544R true BE898544R (fr) 1984-04-25

Family

ID=23797102

Family Applications (1)

Application Number Title Priority Date Filing Date
BE2/60303A BE898544R (fr) 1982-12-23 1983-12-23 Calculateur associatif permettant une multiplication rapide.

Country Status (6)

Country Link
US (1) US4536855A (enExample)
EP (1) EP0116710A3 (enExample)
JP (1) JPS59121542A (enExample)
AU (1) AU2195583A (enExample)
BE (1) BE898544R (enExample)
NZ (1) NZ206166A (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60134932A (ja) * 1983-12-24 1985-07-18 Toshiba Corp プリチヤ−ジ型の桁上げ連鎖加算回路
US4707800A (en) * 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers
JPS61240330A (ja) * 1985-04-18 1986-10-25 Toshiba Corp 加算回路
US4739503A (en) * 1986-04-21 1988-04-19 Rca Corporation Carry/borrow propagate adder/subtractor
JPH02259926A (ja) * 1989-03-31 1990-10-22 Hitachi Ltd 加算制御方式
US5040139A (en) * 1990-04-16 1991-08-13 Tran Dzung J Transmission gate multiplexer (TGM) logic circuits and multiplier architectures
US5200907A (en) * 1990-04-16 1993-04-06 Tran Dzung J Transmission gate logic design method
US5162666A (en) * 1991-03-15 1992-11-10 Tran Dzung J Transmission gate series multiplexer
RU2006143864A (ru) 2006-12-12 2008-06-20 Закрытое акционерное общество "Научно-исследовательский институт Аджиномото-Генетика" (ЗАО АГРИ) (RU) СПОСОБ ПОЛУЧЕНИЯ L-АМИНОКИСЛОТ С ИСПОЛЬЗОВАНИЕМ БАКТЕРИИ СЕМЕЙСТВА ENTEROBACTERIACEAE, В КОТОРОЙ ОСЛАБЛЕНА ЭКСПРЕССИЯ ГЕНОВ cynT, cynS, cynX, ИЛИ cynR, ИЛИ ИХ КОМБИНАЦИИ
WO2010019169A1 (en) * 2008-08-15 2010-02-18 Lsi Corporation Rom list-decoding of near codewords

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3654394A (en) * 1969-07-08 1972-04-04 Gordon Eng Co Field effect transistor switch, particularly for multiplexing
JPS5013068B1 (enExample) * 1970-07-31 1975-05-16
US3728532A (en) * 1972-01-21 1973-04-17 Rca Corp Carry skip-ahead network
US3925651A (en) * 1975-03-26 1975-12-09 Honeywell Inf Systems Current mode arithmetic logic array
US4052604A (en) * 1976-01-19 1977-10-04 Hewlett-Packard Company Binary adder
US4229803A (en) * 1978-06-02 1980-10-21 Texas Instruments Incorporated I2 L Full adder and ALU
US4357675A (en) * 1980-08-04 1982-11-02 Bell Telephone Laboratories, Incorporated Ripple-carry generating circuit with carry regeneration
JPS5814622A (ja) * 1981-07-20 1983-01-27 Advantest Corp 遅延回路

Also Published As

Publication number Publication date
JPH0337211B2 (enExample) 1991-06-04
US4536855A (en) 1985-08-20
EP0116710A2 (en) 1984-08-29
EP0116710A3 (en) 1986-11-20
JPS59121542A (ja) 1984-07-13
NZ206166A (en) 1986-12-05
AU2195583A (en) 1984-06-28

Similar Documents

Publication Publication Date Title
FR3051960B1 (fr) Circuit memoire adapte a mettre en oeuvre des operations de calcul
EP2131495B1 (fr) Circuit asynchrone insensible aux délais avec circuit d'insertion de délai
BE898544R (fr) Calculateur associatif permettant une multiplication rapide.
EP0626760B1 (fr) Système électronique organisé en réseau matriciel de cellules
FR2779843A1 (fr) Composant memoire multiport serie et application a un ordinateur
EP0558125B1 (fr) Processeur neuronal à cellules synaptiques reparties
EP0198729A1 (fr) Système de simulation d'un circuit électronique
Song et al. Reconfigurable and Efficient Implementation of 16 Boolean Logics and Full‐Adder Functions with Memristor Crossbar for Beyond von Neumann In‐Memory Computing
EP0051525B1 (fr) Réseau logique intégré à programmation électrique simplifiée
EP2269309A1 (fr) Dispositif magnétique pour la réalisation d'une « fonction logique »
FR2846491A1 (fr) Architecture comprenant des cellules de remplacement pour reparer des erreurs de conception dans des circuits integres apres fabrication
EP0268513A1 (fr) Dispositif de commande de bus constitué par plusieurs segments isolables
FR2624282A1 (fr) Comparateur binaire et operateur de tri de nombres binaires
FR2656124A1 (fr) Multiplieur serie programmable.
EP0283393A1 (fr) Dispositif de calcul binaire
Ali New design approaches for flexible architectures and in-memory computing based on memristor technologies
FR2670061A1 (fr) Procede et dispositif de transfert de signaux binaires differentiels et application aux additionneurs a selection de retenue.
EP0341097B1 (fr) Additionneur de type récursif pour calculer la somme de deux opérandes
FR2599526A1 (fr) Additionneur mos et multiplicateur binaire mos comprenant au moins un tel additionneur
EP0130129B1 (fr) Mémoire permanente organisée en deux demi-plans pour améliorer la vitesse de lecture
US12231123B2 (en) Metastability-free clockless single flux quantum logic circuitry
EP3503105A1 (fr) Circuit mémoire partitionné adapté à mettre en oeuvre des opérations de calcul
EP0655685B1 (fr) Dispositif de calcul des bits de parité associés à une somme de deux nombres
FR2632093A1 (fr) Memoire modulaire
EP0239168A2 (fr) Circuit arithmétique et logique

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: INTERNATIONAL STANDARD ELECTRIC CORP.

Effective date: 19970831