BE1002287A6 - Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms - Google Patents

Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms Download PDF

Info

Publication number
BE1002287A6
BE1002287A6 BE8800634A BE8800634A BE1002287A6 BE 1002287 A6 BE1002287 A6 BE 1002287A6 BE 8800634 A BE8800634 A BE 8800634A BE 8800634 A BE8800634 A BE 8800634A BE 1002287 A6 BE1002287 A6 BE 1002287A6
Authority
BE
Belgium
Prior art keywords
cyclical
analogue
digital conversion
division algorithm
quotient
Prior art date
Application number
BE8800634A
Other languages
French (fr)
Inventor
Vandemeulebroecke Andre
Ginetti Bernard
Jespers Paul
Original Assignee
Univ Catholique Louvain
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Catholique Louvain filed Critical Univ Catholique Louvain
Priority to BE8800634A priority Critical patent/BE1003282A3/en
Priority to BE8800634A priority patent/BE1002287A6/en
Application granted granted Critical
Publication of BE1002287A6 publication Critical patent/BE1002287A6/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Complex Calculations (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The analogue to digital conversion uses the division algorithm R(i+1) = 2.R(i) - bi in which bi (b1,b2,..bn) is the binary representation of the quotient N=R/D, and R(i) is the partial remainder of the division and is the resultant of each sequence of operations. The initial value R is that of the dividend R (measured value). Two comparisons are effected to determine each sign bit, knowing that bi = 1 if 2.R(i) is greater than D/2 bi = 0 if -D/2 is less than 2.R(i) is less than D/2 bi = -1 if 2.R(i) is less than -D/2. The quotient N is found from summing bi terms. @(15pp Dwg.No.2/4)@.
BE8800634A 1988-06-03 1988-06-03 Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms BE1002287A6 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
BE8800634A BE1003282A3 (en) 1988-06-03 1988-06-03 Method for analog / digital and analog / digital cycle.
BE8800634A BE1002287A6 (en) 1988-06-03 1988-06-03 Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
BE8800634A BE1002287A6 (en) 1988-06-03 1988-06-03 Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms

Publications (1)

Publication Number Publication Date
BE1002287A6 true BE1002287A6 (en) 1990-11-20

Family

ID=3883445

Family Applications (2)

Application Number Title Priority Date Filing Date
BE8800634A BE1002287A6 (en) 1988-06-03 1988-06-03 Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms
BE8800634A BE1003282A3 (en) 1988-06-03 1988-06-03 Method for analog / digital and analog / digital cycle.

Family Applications After (1)

Application Number Title Priority Date Filing Date
BE8800634A BE1003282A3 (en) 1988-06-03 1988-06-03 Method for analog / digital and analog / digital cycle.

Country Status (1)

Country Link
BE (2) BE1002287A6 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0214831A2 (en) * 1985-09-02 1987-03-18 Fujitsu Limited Analog-to-digital converter and method of analog-to-digital conversion

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0214831A2 (en) * 1985-09-02 1987-03-18 Fujitsu Limited Analog-to-digital converter and method of analog-to-digital conversion

Also Published As

Publication number Publication date
BE1003282A3 (en) 1992-02-18

Similar Documents

Publication Publication Date Title
YU44995B (en) System for transfering information words with n bytes
EP0271255A3 (en) High-speed binary and decimal arithmetic logic unit
DE3578288D1 (en) ARRANGEMENT FOR CODING N-BITS INFORMATION IN AN M-BIT CODE WORD ARRANGEMENT FOR DECODING M-BITS CODE WORDS IN N-BITS INFORMATION WORDS.
EP0328063A3 (en) Absolute value calculating circuit having a single adder
JPS648438A (en) Data processor
GB2328301A (en) A novel division algorithm for floating point or integer numbers
EP0398568A3 (en) Multiplier circuit
BE1002287A6 (en) Cyclical analogue to digital conversion - using specified division algorithm in cyclical operation, with quotient found by summing terms
DE69615950D1 (en) CODING ARRANGEMENT AND METHOD FOR CODING (N-1) -BIT INFORMATION WORDS IN N-BIT CHANNEL WORDS AND DECODING ARRANGEMENT AND METHOD FOR DECODING THE CHANNEL WORDS IN INFORMATION WORDS
EP0361886A3 (en) Improved floating point computation unit
TW346598B (en) Division device
JPS5563124A (en) D-a converter circuit
AU2002222493A8 (en) Decoder, system and method for decoding turbo block codes
GB1414846A (en) Recoding device
CA2051854A1 (en) Computing method of floating-point represented data
EP0243212A3 (en) Method and apparatus for processing binary-coded/packed decimal data
Kratochvíla et al. Excess volume of the benzene-methanol-acetonitrile ternary mixture at temperatures of 25 and 40° C and correlation of its concentration dependence
Chan A fast algorithm for determining the complexity of a binary sequence with period 2% 5 En (Corresp.)
EP0183484A3 (en) Character compression encoding
KR0182169B1 (en) Log arithmathic value calculator
Klayman et al. Real-time implementation of a linear predictive coding system
JPS575430A (en) Binary coded decimal converter
JPS6491229A (en) Adder
GB1523123A (en) Cascaded converter
TW215484B (en) Division machine